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1. Introduction 
The search for ultra high speed devices operating at very high frequencies 
has led to a scaling down of device dimensions as well as the use of compound 
semiconductor technology. A scaling down of device dimensions has several 
benefits.  These include shorter transit times with a corresponding reduction in 
propagation delays and resulting higher operating frequencies as well as low 
power consumption [Shur, 1990].  The advent of epitaxial growth techniques 
such as molecular beam epitaxy (MBE) and metal-organic chemical vapor 
deposition (MOCVD) has made  it  possible  to grow very high  quality 
semiconductor materials used to build devices. A large number of these devices 
use III-V compounds such as gallium arsenide (GaAs), indium phosphide (InP) 
and aluminum arsenide (Al As). 
With small dimensions, carriers in the device are subjected to high electric 
fields which result in these carriers having a high kinetic energy during normal 
operation.  These high energy carriers are referred to as hot electrons and a 
study of this phenomena has become important in understanding semiconductor 
devices. Many types of devices which rely specifically on hot electrons for their 
operation have been proposed and fabricated.  To achieve this effect, such 
devices utilize perpendicular transport phenomena across heterojunctions formed 
between dissimilar materials.  This type of transport is possible since modern 
epitaxial growth techniques allow good control of vertical dimensions, unlike 
lateral dimensions which would be limited by lithographic techniques. Included 
in this class are devices such as the Permeable Base Transistor (PBT), Vertical 2 
Ballistic Transistor (VBT), Planar Doped Barrier Transistor (PDB) and the Hot 
Electron Transistor (HET). A review of these devices is given by Shur [1990] 
and Luryi [1990]. 
The device investigated in this work belongs to the Hot Electron 
Transistor classification, and is based on the Tunneling Hot Electron Transistor 
Amplifier (THETA) device first proposed by M. Heiblum [Heiblum, 1981]. The 
device studied in the present work includes structural modifications aimed at 
enhancing the electron transport properties and is called a Super lattice Base Hot 
Electron Transistor (SLHET) [Lary, 1991]. 
The aim of this research is the fabrication, characterization and modeling 
of a SLHET. The DC performance of the SLHET is investigated to study high 
energy electron injection into semiconductor superlattices and to explore the 
potential of this class of devices for high speed operation together with the 
possibility for high density single element logic circuits (as described for the 
RHET device by Yokoyama, 1985). The present work began in 1990, following 
growth of the semiconductor material using molecular beam epitaxy (MBE) and 
design of the mask set used for processing by J. Lazy earlier in 1989.  Initial 
attempts to fabricate the SLHET prior to 1990 by J. Lary did not yield working 
devices.  Processing was continued in 1990 by the author and resulted in 
working devices in 1991. Much of the success in the fabrication came about 
only after many processing related problems were identified and corrected. DC 
characterization of the working devices then followed, which later included the 
development of a DC equivalent circuit model based on an analysis of the current 
transport mechanisms in the SLHET and measured device characteristics. 
Whenever possible, parameters extracted  from measured I-V characteristics 
were used in the model. 3 
Measured results from the common base I-V characteristics of the 
fabricated device showed evidence of ballistic transport of electrons through 
high order minibands of the  superlattice  base with  transfer  ratios  (a) 
approaching unity at low temperature (77K).  The device did not exhibit any 
significant current gain (0) when operated in the common emitter configuration. 
The model developed for the device correctly described the common base 
characteristics and it was also possible to determine the reason for the poor 
common emitter characteristics using the model. 
To describe the work in this research, a brief survey of hot electron 
transistors is first presented to provide a general background on the development 
of these devices and related work. A general description of the SLHET is next 
given, followed by the theory of operation in terms of biasing arrangements and 
the energy band diagram. The experimental technique for the overall research in 
this study is next described in chapter 3.  This chapter describes fabrication of 
the device with a detailed discussion on material growth, processing steps and 
issues related to processing as well as problems encountered. Measured device 
characteristics are also presented in this chapter.  These include the common 
base, common emitter and emitter-base I-V characteristics measured at 300K 
and 77K, the derived electron energy distribution of collected electrons and the 
base transfer ratios. 
Next, a quantitative treatment of device operation is given in chapter 4 in 
terms of the one-dimensional model developed to predict the expected DC 
current-voltage characteristics for this device.  The results of the computer 
simulations are included together with descriptions of the specific parameters 
used in the simulations. A discussion of the results in chapters 3 and 4 follows 
in chapter 5.  Finally,  a conclusion to this work and possible areas for further 
study is presented in chapter 6. 4 
2. Hot Electron Transistors 
The term hot electrons refers to carriers which attain a higher mean 
energy than the host crystal by means of an externally applied driving force such 
as light or an electric field [Luryi, 1990].  With dimensions in the sub-micron 
regime, "ballistic transport" of hot electrons in the presence of a high electric 
field is possible. The term "ballistic transport" implies that the carriers undergo 
no scattering in moving through the very short active regions of a device [Shur, 
1990], much like convective current in a vacuum device.  The main benefit of 
ballistic transport is a significantly shorter transit times and higher frequency 
operation than the diffusive transport case. 
To date many of the proposed hot electron device structures are unipolar 
(i.e. only electrons are present).  Unipolar structures allow higher injection 
energies compared to a pn junction [Lary, 1991].  Although there are also 
bipolar devices which utilize vertical transport of high energy carriers, such as 
the Heterojunction Bipolar Transistor (HBT), this discussion treats these devices 
as a separate class altogether. Hot electron transistors are undergoing renewed 
interest due to several advantages this technology promises over BJTs.  These 
advantages include a high current drive capability, a low base resistance and low 
forward-bias emitter-base capacitance due to an absence of minority-carrier 
diffusion effects [Levi, 1988].  In terms of applications, it has been suggested 
that  hot  electron  transistors have  potential  uses  as  amplifiers,  electron 
spectrometers and high speed switches. 
Development of hot electron transistors can be traced back to the first 
proposal by Mead in 1960 for a cold cathode transistor.  In this device, metal-
oxide-metal (MOM) junctions are used to form potential barriers.  For a three 5 
terminal device, two MOM junctions are used and the resultant structure is also 
referred to as a MOMOM device [a detailed discussion on MOMOM devices is 
given by Heiblum, 1981].  In this devices, electrons tunnel through the first 
barrier and enter the second metal layer with a sufficient kinetic energy to 
traverse its width and surmount the second barrier. Due to the low mean free 
path of electrons in a metal, the resultant device exhibited a low transfer ratio of 
about 2%. (i.e. the fraction of injected carriers which are collected over the 
second barrier). 
In an effort to improve the transfer ratios, later work which followed 
attempted to use semiconductors for the barriers which resulted in devices with 
gains of up to 19 [Shannon, 1979].  With the introduction of molecular beam 
epitaxy and other growth techniques, high quality semiconductor materials could 
be grown which resulted in devices such as the planar doped barrier transistor 
[Malik et al., 1981 and Hayes et al, 1988]. In this device, a thin highly doped p+ 
layer is grown sandwiched between n-doped semiconductor material. The effect 
of these thin p-doped layers is the formation of triangular shaped emitter and 
collector barriers.  The energy band diagrams of the MOMOM structure and 
planar doped transistor is shown in figure 2.1. 
More recently, hot electron transistors using heterojunctions to form 
barriers have been proposed, fabricated and studied.  These devices use the 
conduction band edge discontinuity between dissimilar semiconductors to form 
potential barriers.  Examples of some of the heterojunctions are Al GaAs/GaAs 
[Woodcock, 1985 & Muto, 1985] and AlSb0.92As0.08/InAs/GaSb [Levi, 1988]. 
These devices have been demonstrated to operate at room temperature and show 
high base transfer ratios of up to 94% and current gains in excess of 10. 
Transfer ratios have also been show to vary drastically with a HET operating in 6 
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Figure 2.1 Conduction band edge profile of unipolar hot electron 
transistors. (a) planar doped barrier transistor 
(Hayes, 1984); (b) MOMOM metal base transistor 
(Mead, 1960) 7 
a transverse magnetic field [Muto,  1985] and under hydrostatic pressure 
[Heiblum, 1985]. 
Both of the devices shown in figure 2.1 and hot electron transistors in 
general, have three structural components similar to a bipolar junction transistor: 
an emitter, base and collector. The emitter serves as a "launching pad" for the 
electrons which causes electrons to be injected into the base at high energy. 
Various techniques to achieve this are possible and include acceleration by an 
electric field, thermionic emission and tunneling. These three techniques utilize 
different emitter energy band profiles as shown in  figure 2.2 (a),(b) and (c). 
More recently, a quantum well structure in the emitter, shown in figure 2.2 (d), 
was used in a device known as the Resonant-Tunneling Hot Electron Transistor 
(RHET) [Yokoyama, 1985]. In this emitter structure, the electrons are injected 
into the base by resonant tunneling. The energy distribution of electrons injected 
by the structures in figure 2.2 are strongly peaked in the direction of motion due 
to the conservation of parallel momentum.  The tunneling structure injects 
electrons with a distribution which is dependent on the barrier transmission 
coefficient and acts as an energy filter [Luryi, 1990]. 
The base region of the HET is the transit region for the energetic carriers 
injected by the emitter.  This region is kept short (of the order of 1000A) to 
minimize scattering effects.  The electrons are injected into the base near the 
Fermi energy of the emitter and have an energy in the base which is the sum of 
the voltage drop across the emitter-base junction and the Fermi energy in the 
base. While in the base, electrons can experience collisions (or scattering) such 
as electron-phonon (e-ph), electron-electron (e-e) and electron-impurity (defect) 
[Heiblum, 1981].  Also present in the base are bulk, contact and spreading 
resistances.  Ideally,  the scattering mechanisms and resistances must be 
minimized as much as possible to improve hot carrier transport. In reality, these 8 
Figure 2.2 Emitter injector structures of hot electron transistors. 
(a) planar doped barrier, (b) potential step barrier; 
(c) single tunnel barrier; (d) double tunnel barrier; 
(Luryi, 1990 and Yokoyama, 1985). 9 
two requirements are in conflict. To reduce base resistances, the doping in the 
base should be increased.  However, this increases scattering due to electron-
impurity collisions.  Hence, a compromise doping level must be used in actual 
devices of about  lx1017 cm-3 [England,  1988]. 
Electrons which traverse the base and have enough energy to surmount 
the collector barrier are collected at the collector.  The shape of the collector 
barrier used depends on the epitaxial structure used (for heterojunction devices) 
and usually mirrors the emitter barrier structure with the exception of being 
much thicker and having a lower barrier height.  This design is necessary to 
reduce tunneling through the collector barrier.  The barrier height of the 
collector barrier can also be varied by changing the collector-base bias (base 
grounded) to perform what is known as hot electron spectroscopy [Hayes, 
1984].  Hot electron spectroscopy is a means by which the energy distribution of 
ballistic electrons traversing the base is scanned by a variable potential barrier. 
To achieve this, the collector barrier height is increased (lowered) by applying a 
negative (positive) bias to the collector.  At some negative collector bias, the 
collector current decreases to zero.  This condition occurs when the barrier 
height is greater than the highest energy electrons arriving at the collector-base 
junction. 
One of the first heterojunction hot electron transistors utilizing a tunnel 
emitter is the Tunneling Hot Electron Transfer Amplifier (THETA) proposed by 
Heiblum in  1981.  This device has an energy band diagram similar to the 
MOMOM device in figure 2.1. In this device, the oxide barriers of the MOMOM 
structure is replaced by AlGaAs and the metal by GaAs. The first results of a 
THETA device were published by Yokoyama et al. in  1984 in which transfer 
ratios of 0.56 at 10K was measured in a device with a 1000A wide base. Later 10 
work which followed by Heiblum and co-workers reported transfer ratios up to 
0.9 at 4.2K for a base width of 300A [Heiblum, 1985, 1986]. 
Later work which followed on the THETA device included modifications 
to the original structure to include a graded Al GaAs region at the base-collector 
junction.  The energy band diagram of such a device under bias is shown in 
figure 2.3.  Also shown in the figure are the output I-V characteristics of the 
device operated in the common-base mode and the electron energy distribution 
of the ballistic electrons arriving at the collector.  The graded Al GaAs regions 
were included to reduce quantum reflections at the collector-base junction and 
were aimed at improving the transfer ratio of the device.  The effect of the 
graded region is a collector barrier height which is dependent on the collector-
base bias.  The major disadvantage of inclusion of the graded region is a 
lowering of output differential resistance and breakdown voltage [Heiblum, 
1986]. Results from this device are included in chapter 3 and will be used as a 
comparison. 
Work on improving performance (higher transfer ratios and gain) of the 
THETA device also resulted in the use of compounds other than GaAs in the 
base region.  It was found that intervalley scattering was the main mechanism in 
limiting useful gain from these devices and this could be reduced by using 
compounds which had both a larger intervalley energy separation and a larger 
conduction band discontinuity with Al GaAs. One such material is In GaAs which 
was used in the base of a THETA device, resulting in observed current gains up 
to 41 at 4.2K [Heiblum, 1989]. 11 
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Figure 2.3 Energy band diagram of THETA device with 200 Angstrom 
graded collector region. Inset shows measured common 
base output characteristics at 4.2K, electron energy 
distributions of devices with 300 and 800 Angstrom wide 
base regions. (Heiblum et al., 1986). 12 
2.1 The Super lattice Base Hot Electron Transistor (SLHET) 
The SLHET is an extension of the THETA device. The main difference 
between a SLHET and the THETA device is a base region made up of a series of 
quantum wells formed by alternate epitaxial layers of Al GaAs and GaAs. These 
quantum wells form a finite superlattice.  The idea of a unipolar SLHET was 
independently proposed by S.M. Goodnick in 1987 and C.S. Lent in the same 
year, who referred to the device as a Resonant Hot Electron Transfer Amplifier 
(RHETA) [Goodnick, Lent, 1987].  Attempts to fabricate devices began at 
Oregon State University in 1987.  The working devices described in this work 
were achieved in  1991 by the author after many attempts.  Results on 
measurements made by England and co-workers [England, 1989] on similar 
SLHETs appeared in 1989, who observed weak negative differential resistance 
for  a  strongly  coupled  superlattice  in  the  emitter-base  current-voltage 
characteristics (see section 2.2.1) and evidence of ballistic transport of electrons 
through high order minibands of the superlattice.  Similar results were reported 
by Beltram et al. [Beltram, 1989] in the same year on measurements of a SLHET 
type device which had triangular emitter and collector barriers. 
A superlattice is a collection of closely coupled quantum wells which give 
rise to the formation of bands of allowed energies separated by forbidden gaps in 
the continuum of states above the superlattice [Lent, 1987].  These energy 
minibands and gaps are formed in a similar manner as the formation of energy 
bands by interaction of atoms within a crystal.  The transmission coefficient 
within these minibands bands of allowed energies is very high and approaches 
unity for a system approaching an infinite number of quantum wells (a 
superlattice), whereas in the forbidden bands, the transmission coefficient 
approaches zero. Hence, inclusion of a superlattice in the base of a hot electron 13 
transistor permits the transmission of hot electrons across the base to be 
modulated by varying the emitter-base voltage [Lent, 1987]. By exploiting the 
transmission properties of the superlattice, it would be possible to achieve very 
high transfer coefficients. 
Transport properties of the superlattice base region have as yet to be 
extensively studied.  Perpendicular transport properties of superlattices were 
first studied by Esaki and Tsu in 1970 in which negative differential conductance 
was predicted [Esaki, 1970]. Later studies by Capasso et al. in 1986 derived a 
phenomenological expression for the mobility of electrons along the superlattice 
axis [Capasso, 1986].  Evidence of miniband transport were first shown by 
England et al.  in 1987 in a study of the electronic density of states of a 
superlattice [England, 1988]. More recently, a Monte Carlo simulation of hot 
electron relaxation and transport in the superlattice base of a SLHET was 
reported by Lary et al. [Lary, 1991].  Results of the simulations indicate that 
interband scattering is reduced and that transport in the superlattice base is 
maintained longer than in a bulk region. 
Operation of the SLHET is expected to be similar to the THETA device 
due to the similarity of the emitter and collector structures.  However, the 
current-voltage characteristics would be expected to show effects of transport in 
the superlattice base.  Applications of this device are still unclear but it may 
potentially be useful for multi-valued logic circuits. 14 
2.1.1 Device Operation 
This section describes the operation of the SLHET. A description of the 
energy band diagram is given followed by a discussion of biasing requirements 
for operation in common base and common emitter configurations and how these 
affect the energy band diagram of the device. 
2.1.1.1 Energy Band Diagram 
The energy band diagram of the unipolar Super lattice base Hot Electron 
Transistor at equilibrium fabricated in this study is shown in figure 2.4.  Since 
electrons are majority carriers in the device, only the conduction band edge is 
shown. 
The emitter-base junction of the SLHET uses  the  energy band 
discontinuity between heterojunctions to form a potential barrier to electrons 
flowing from the emitter into the base. In the devices fabricated for this study, 
the barrier is a 75A thick layer of intrinsic AlxGai_xAs with a mole fraction x of 
0.3.  This layer is sandwiched between two heavily doped (4x1017 and 2x1018 
cm-3) layers of GaAs. The energy band discontinuities between these epitaxial 
layers form a rectangular potential barrier to electrons in the conduction band 
edge in the direction perpendicular to the epitaxial planes. The conduction band 
discontinuity between A1GaAs /GaAs is calculated using  AEc = 0.65AEG to be 
AEc = 0.24 eV [Adachi, 1985]. 
The base region is composed of alternating layers of heavily doped 
(2x1018 cm-3) Al GaAs/GaAs to form a finite superlattice.  There are seven 
periods in all with each period comprising a 120A thick GaAs layer and a 25A 
thick Al GaAs layer.  Both ends of the superlattice are terminated by a heavily 15 
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Figure 2.4 Energy band diagram of a SLHET 16 
doped GaAs layer.  The barrier heights of the barriers in the superlattice are 
lower than either the base and collector barriers due to the high doping of the 
base region. 
The collector-base barrier is a rectangular type barrier similar to the 
emitter-base barrier except for two main differences.  The first is that the 
collector barrier is made up of an epitaxial layer which is much thicker than that 
used to form the emitter barrier (1700A versus 75A). The second difference is 
that both sides of the collector barrier has 200A regions of linearly graded 
Al GaAs from x=0 to 0.3.  The resultant barrier profile in equilibrium is 
trapezoidal. Due to the graded regions and the relatively thin intrinsic Al GaAs 
layer, a maximum barrier height equal to AEc is reached in the intrinsic Al GaAs 
layer of the collector. The barrier height of the collector can be reduced by the 
presence of unintentional doping during growth. Here it is assumed in the band 
diagram of figure 2.4 that the AlGaAs layer is intrinsic. 
2.1.1.2 Common Base Configuration 
Operation of the SLHET device in the common base configuration is 
shown in figure 2.5. As the name of this configuration implies, the base terminal 
of the device is connected to ground.  Under normal operation, electrons are 
injected into the base from the emitter and collected at the collector. In order to 
achieve this, the emitter is biased negatively with respect to the base, while the 
collector is biased so that the collector terminal is more positive with respect to 
the base. When biased in this manner, the quasi-Fermi energy in the emitter is 
raised relative to the quasi-Fermi level in the base. Electrons tunneling into the 
base have an energy above the conduction band edge equal to the sum of the 
Fermi energy level and the emitter injection energy. In the case of the collector, 17 
I I c Emitter  Base  Collector .44......- .4-...........
Ib 
Vbe  vice 
Figure 2.5 Biasing SLHET for operation in common-base configuration 18 
the quasi-Fermi level is lowered with respect to the quasi-Fermi energy in the 
base.  It is assumed that the splitting of the Fermi energies across a junction is 
equal to the applied voltage. 
Current flow in a SLHET is externally similar to a bipolar junction 
transistor (87T) with emitter, base and collector currents.  Ideally, the emitter 
current is due only to electrons which tunnel through the emitter barrier.  For 
practical devices, there may be additional current components due to leakage 
paths inherent in the device structure.  A discussion of these non-ideal 
components is included in section 4.1. 
The direction of the base current is dependent on the biasing of the 
collector-base junction. At Vol = 0, a fraction of the electrons injected into the 
base are collected at the collector. This fraction represents the high energy tail 
of the energy distribution of electrons arriving at the collector-base interface 
(assuming that the electron distribution is peaked below the collector barrier 
peak). These electrons were injected into the base at a high kinetic energy and 
traverse the base region ballistically with little or no scattering. The energy of 
the collected electrons is higher than the peak collector barrier height and are 
therefore able to surmount the collector barrier.  The fraction of collected 
electrons to injected electrons is called the base transfer ratio a.  If electrons 
traversing the base undergo significant scattering, the value of a will be small. 
The remaining electrons, those which thermalize and do not surmount the 
collector barrier, are swept out to ground through the base ohmic contact. The 
base current is positive in this situation.  As Vc.13 increases, the electric field 
between the collector and base increases and the collector barrier height 
decreases.  The collector current then increases due to two possible current 
components.  One component comes from electrons in the base which drift 
towards the collector-basi junction due to the increasing collector-base electric 19 
field. These drift electrons gain energy from the thermalizing ballistic electrons 
and are thereby able to surmount the lowered collector barrier.  The second 
component comes from ballistic electrons arriving at the collector barrier with 
some energy distribution which is peaked at an energy below the top of the 
collector barrier. A lowering of the collector barrier would in effect shift the 
electron energy distribution above the collector barrier peak and thereby allow 
more energetic electrons to surmount the collector barrier. 
The above two current components lead to a net decrease in the 
magnitude of the positive base current. At some value of collector-base voltage, 
most of the electrons injected into the base surmount the collector barrier and 
constitute the collector current. Beyond this,  additional electrons begin to be 
injected from the base terminal towards the collector and thus the base current 
becomes negative.  On the collector side, the collector current is entirely due to 
electrons which have enough energy to surmount the barrier. A more detailed 
discussion of the exact mechanisms involved is described in chapter 4, section 
4.2. 
Operated in the common base mode, the SLHET can also be used to 
perform hot electron spectroscopy. With the inclusion of the superlattice in the 
base, hot electron spectroscopy performed using the SLHET directly investigates 
the transport properties of the energy minibands formed above the superlattice. 
Since the transmission coefficient of the minibands is very high (ideally 1) and 
the forbidden bands or minigaps in-between is very low (ideally 0), scanning the 
energy distribution of the collected electrons makes it possible to directly 
observe the effects of the superlattice on electron transport for a range of 
electron injection energies.  For an ideal superlattice, there would be no 
electrons collected if the injection energy coincides with a minigap. On the other 
hand, almost all of the injected electrons should be collected for injection 20 
energies which coincide with a miniband (assuming a minimum interaction of 
energy loss mechanisms).  This situation can only occur if the additional 
condition that the miniband energy is also higher than the peak collector barrier 
height is satisfied. 
Figures 2.6 and 2.7 show the device current-voltage curves obtained from 
measurements in the common base mode by England and co-workers [England, 
1989] on a SLHET type device. The emitter-base current-voltage characteristics 
show weak negative differential resistance (NDR) effects which are related to 
injection energies corresponding to minigaps.  Whereas for electrons injected 
into the base with energies in the range of a high order miniband of the 
superlattice,  the collector current-voltage characteristic  exhibits a sudden 
increase of collector current for a 30% increase of emitter current.  The 
corresponding electron energy distribution exhibits well defined quasi-ballistic 
peaks which do not shift as injection energy increases.  These curves are 
purported to be the first evidence of hot electron transport through high order 
minbands. 21 
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Figure 2.6 Emitter-base current-voltage characteristic of the SLHET 
taken from England et al., 1989. 
Energy band diagram of device shown in inset. 22 
Figure 2.7 Common base configuration current-voltage characteristic (a). 
Corresponding electron energy distribution shown in (b). 
(England et al., 1989). 23 
2.1.1.3 Common Emitter Configuration 
The biasing arrangement for the common emitter configuration is shown 
in figure 2.8.  In this configuration, the emitter terminal of the device is 
grounded and positive voltages are applied to the collector and base.  The 
polarity of the biasing will distort the energy band diagram in the same way as 
the biasing used for the common base configuration.  Hence, operation of the 
device is essentially the same as it is for the common base mode.  There are 
currently no published current-voltage curves of a SLHET type device operated 
in the common emitter configuration.  However, from published curves of 
THETA structures [Heiblum 1985 and Seo, 1989] it would be expected that the 
common emitter curves should look similar to the common base characteristics 
with the exception of an increased magnitude of collector current resulting from 
a current gain in the device. 24 
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3. Device Fabrication and Characterization 
This chapter decribes fabrication and characterization of the SLHET 
devices investigated in this study. The experimental technique is first discussed 
in order to provide an overview of the whole fabrication and characterization 
process.  This process is depicted in figure 3.1.  Following this, details of the 
semiconductor material growth, processing steps involved, processing issues and 
the characterization procedure are discussed.  Measurement results on the 
finished devices are presented at the end of the chapter. 
Starting with the MBE grown semiconductor material, the first step is to 
process the material into working devices. This step consumed most of the time 
in the study as there were many obstacles to overcome. These included learning 
the operation of various pieces of equipment used during processing and the trial 
and error process of determining various processing parameters to ensure that 
the desired results were achieved. 
Once the semiconductor material has been processed, working devices are 
identified and mounted onto chip carrier packages to enable low temperature 
measurements to be performed. Results of the measurements are then compiled 
for later comparison with results obtained from modeling of the device (which 
will be presented in a later chapter). 26 
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in study. 27 
3.1 Fabrication 
The devices in this research study were fabricated using in-house facilities 
at  Oregon State  University.  The fabrication  procedure  involves  several 
photolithographic steps as well as other processes for depositing SiO2, gold, 
titanium, gold-germanium and nickel. This section describes these processes in 
detail  . 
3.1.1 Sample Growth 
Semiconductor material used in the study was grown by Jenifer Lary 
between 1988 and  1989 using the Molecular Beam Epitaxy (MBE) facility on the 
fourth floor of the Electrical and Computer Engineering Building, Oregon State 
University.  Substrates for growth were <100> oriented Gallium Arsenide 
(GaAs) substrates with a substrate temperature during growth of 580°C.  A 
cross-sectional view of the structure grown is shown in figure 3.2. This epitaxial 
structure is similar to the one used by England et al. [England,  1989] except for 
a different collector barrier shape. From the figure, it can be seen that the layer 
structure is quite complex. To describe this structure, it is divided into three 
groupings of layers: emitter, base and collector. 
The collector group of  layers is the first grown over the substrate. 
Beginning with the substrate layer, a thick buffer layer of 2x1018cm-3 Si doped 
GaAs is first grown. The thickness of this layer is approximately  5000A.  This 
layer is followed by a graded intrinsic AlxGai_xAs layer with mole fraction x 
ranging from 0 to 0.3 over 200A. Next is a 1300A intrinsic A1GaAs layer with 
mole fraction 0.3.  Finally, another graded layer of intrinsic A1GaAs is grown 
with a mole fraction ranging from 0.3 to 0 over 200A. 28 
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The base group of layers comprise a superlattice made up of seven 
periods of 2x1018cm-3 Si doped GaAs 120A thick and Al GaAs 25A thick, and a 
2x1018cm-3 Si doped GaAs layer 120A thick. Mole fraction of the A1GaAs layer 
is uniformly 0.3. 
The topmost group of layers form the emitter.  It starts with a 75A thick 
intrinsic Al0 3Ga0 7As layer over the base.  This is followed by 50A of intrinsic 
GaAs and 2450A of 4x1017cm-3 Si doped GaAs. The structure is capped off 
with a 2000A thick 2x1018cm-3 Si doped GaAs layer. 
3.1.2 Processing Methodology 
The MBE grown epitaxial structure described in the previous section is 
next processed using a five level mask set.  The mask set was designed by 
Jennifer Lary using the Mentor Graphics Tools on an Apollo workstation. The 
designed mask is transferred to photographic plates by means of Rubylith and 
photographic reduction to produce the actual masks used for processing.  The 
minimum feature size was 10 microns in order to facilitate transfer of the mask 
design from the workstation to the photographic plates and also to allow for use 
of the mask set in the optical mask aligner, which has a maximum resolution of 2 
microns. The mask set includes the following types of devices: 
i)  Hall/Van der Pauw Structures 
ii)  Ohmic Test Structures to emitter and base layers 
iii) Etch Depth Test Bar 
iv) SLHETs with four different emitter areas 
The focus of this study is on the devices of group IV above.  The 
processing methodology used for fabrication is shown in figure 3.3.  The 
following sections describe the processing steps used for each mask level 30 
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followed by a discussion of the various lithographic processes involved. Specific 
information concerning baking times for the photoresist used were obtained from 
Shipley Company in Portland, Oregon.  Steps for the Lift -off processing 
technique were supplied by Dr. John Ebner of Tektronix, Inc. and modified for 
use in this study. 
Before proceeding with processing using the mask set, samples measuring 
1 cm by 1 cm were cleaved from the MBE grown semiconductor material. These 
square samples were each mounted onto 2 inch Si wafers using In solder.  The 
wafers are identified as #1, #2 and #3. Early in the study, black wax was used 
for sample mounting, but was eventually identified as being the main cause of 
observed photoresist flaking during lift -off processing. As a result, use of black 
wax was avoided and In used in its place.  Groups of  three samples were 
prepared in this manner when attempting device fabrication.  The first sample 
(#1) is used as an etch control, while the second (#2) sample is used to etch the 
emitter layers to a depth based on time calculations determined from sample #1. 
Any variations in etched depth are compensated for in sample #3.  This 
procedure is necessary as it is critical not to etch into the intrinsic Al GaAs layer 
of the emitter, which will result in depletion of the first quantum well in the 
superlattice[England, 1989]. The etch control sample is used to determine the 
etch rate of the particular batch of etchant used at the time.  It was found that 
this etch rate does vary depending on ambient temperature and the amount of 
light present.  Since fresh batches of etchant were used, etch rate variation due 
to aging effects of the etchant were negated.  The etch control gives a good 
means of calibrating the etch at the time of processing. 
Several attempts were made to fabricate devices with groups of samples 
as described above. This procedure did not always result in satisfactory working 
devices as the different parameters involved in the processing steps had to be 32 
refined along the way.  For example, the correct anneal time for the ohmic 
contacts had to be determined so as not to short out the base and collector layers 
due to over penetration into the semiconductor material by diffusion of the Au-
Ge used in the ohmic contact metallization recipe. The working devices in this 
study were only successfully fabricated after these processing parameters were 
correctly determined from failed attempts. 
The original processing sequence specified that annealing of the ohmic 
contacts should be performed before deposition of the film.  However,  the 
subsequent process of depositing the SiO2 film prior to mask level 5 required 
heating of the sample to a temperature (2500C) which was high enough to "soft 
anneal" the contacts.  This caused the base and collector layers of the device 
become partially to fully shorted. This effect was physically observed by looking 
at the current-voltage (I-V) measurement between base and collector ohmic 
contacts.  If no shorting occurs, a distinct Schottky barrier type characteristic is 
observed. This characteristic changed to a linear relationship (ohmic behavior) 
after film deposition, indicating a short between the base and collector layers. 
This post-anneal effect was overcome by performing annealing only after 
deposition of the SiO2 film. 33 
3.1.2.1 Mask Level 1 : Emitter Etch 
This mask level defines the emitter profile on the semiconductor material 
by a wet etching technique.  The processing steps in this mask level are as 
follows: 
1)  Clean sample with Trichloroethelene, acetone, methanol and 
deionized water. 
2)  Place wafer with sample on spinner. 
3)  Apply 3 to 4 drops of HMDS. 
4)  Start spinner and spin for 15 seconds, 3500 r.p.m. 
5)  Apply 3 to 4 drops of photoresist (over sample). 
6)  Start spinner and spin for 15 seconds, 3500 r.p.m. 
7)  Remove wafer and softbake @110°C for 30 minutes. 
8)  Place wafer on wafer chuck of optical mask aligner and 
align mask 1. 
9)  Exposure to ultraviolet light. 
10) Immerse sample in developer for approximately 15 
to 20 seconds. 
11) Check development under microscope. If underdeveloped, 
repeat. 
12) Hardbake @120°C for 30 minutes. 
13) Remove from oven and allow to cool. 
14) Etch sample for approximately 7 minutes. 
15) Clean sample with acetone, methanol and deionized water. 
16) Measure etched depth with a-step. 34 
3.1.2.2 Mask Level 2 : Base Etch 
This mask level defines the base profile below the emitter.  Like the 
previous mask level, this level involves wet etching. The processing steps in this 
mask level are as follows: 
1)  Clean sample with acetone, methanol and deionized water. 
2)  Place wafer with sample on spinner. 
3)  Apply 3 to 4 drops of HMDS. 
4)  Start spinner and spin for 15 seconds, 3500 r.p.m. 
5)  Apply 3 to 4 drops of photoresist (over sample). 
6)  Start spinner and spin for 15 seconds, 3500 r.p.m. 
7)  Remove wafer and softbake @110°C for 30 minutes. 
8)  Place wafer on wafer chuck of optical mask aligner and 
align mask 2. 
9)  Exposure to ultraviolet light. 
10) Immerse sample in developer for approximately 15 
to 20 seconds. 
11) Check development of mask pattern under microscope. If 
underdeveloped, repeat. 
12) Hardbake @120°C for 30 minutes. 
13) Remove from oven and allow to cool. 
14) Etch sample for approximately 14 minutes. 
15) Clean sample with acetone, methanol and deionized water. 
16) Measure etched profile with a-step. 35 
3.1.2.3 Mask Level 3 : Ohmic Contact Metallization 
This level defines the regions where ohmic contacts to the emitter, base 
and collector terminals are desired. The technique of processing employed here 
is known as Lift -Off processing. More details of this technique are described in 
a later section. The steps for this mask level are as follows: 
1)  Clean sample with TCA, acetone, methanol and 
deionized water. 
2)  Place wafer with sample on spinner. 
3)  Apply 3 to 4 drops of HMDS. 
4)  Start spinner and spin for 15 seconds, 3500 r.p.m. 
5)  Apply 3 to 4 drops of photoresist. 
6)  Start spinner and spin for 15 seconds, 3500 r.p.m. 
7)  Remove wafer and softbake @75°C for 20 minutes. 
8)  Soak sample in chlorobenzene for 3 minutes in low light 
and good ventilation. 
9)  Hardbake @80°C for 5 minutes 
10) Place wafer with sample on wafer chuck of mask aligner 
and align mask 3. 
11) Exposure to ultraviolet light. 
11) Immerse sample in developer for approximately 15 
to 20 seconds. 
12) Check development of mask pattern with microscope. Repeat if 
necessary. 
13) Immerse sample in deionized water in a clean petri dish. 
14) Prepare Veeco Thermal evaporator (set up evaporation boats 
and cool down 'diffusion pump). 36 
15) Remove sample and blow dry with nitrogen gas.
16) Mount wafer upside down in evaporator.
17) Pump down evaporator to 1E-7 Torr and proceed with
deposition of Ohmic contact metals. 
18) Remove wafer from evaporator and immerse in acetone for 
approximately 2 minutes. 
19) Once all unwanted metal has lifted off, remove wafer and 
clean with acetone, methanol and deionized water. 
20) Deposit 1200A of SiO2 using CVD. 
3.1.2.4 Mask Level 4 : Opening Windows in Oxide 
This level defines windows which are opened over the areas where ohmic 
contacts were defined in level 3. The etchant employed in this level is different 
from that used in level 2. A dilute solution of hydroflouric acid (HF) is used 
which reacts with Si02 but not GaAs. The processing steps in this level are as 
follows: 
1)  Clean sample with acetone, methanol and deionized water.
2)  Place wafer with sample on spinner.
3)  Apply 3 to 4 drops of HMDS.
4)  Start spinner and spin for 15 seconds, 3500 r.p.m.
5)  Apply 3 to 4 drops of photoresist.
6)  Start spinner and spin for 15 seconds, 3500 r.p.m.
7)  Remove wafer and softbake @110°C for 30 minutes.
8)  Remove wafer from oven and place on wafer chuck of
mask aligner
9)  Align mask level 3.37 
10) Exposure to ultraviolet light. 
11) Immerse sample in developer for approximately 15 
to 20 seconds. 
12) Check development of mask pattern with microscope. Repeat if 
necessary. 
13) Hardbake @120°C for 30 minutes. 
14) Immerse sample in 1:10 H202: H2O solution for 
approximately 30 seconds. 
15) Remove sample and rinse in deionized water. 
16) Check etch progress under microscope. Windows should 
be colorless when no oxide is present. 
17) Test for electrical continuity along edge of sample 
with ohmmeter. 
18) Repeat steps 14 through 17 until Ohmmeter reads zero ohms. 
19) Clean sample with acetone, methanol and deionized water. 
3.1.2.5 Mask Level 5 : Bonding Pads Metallization 
This level defines areas of metal which serve as connection points for wire 
bonds to be made to the individual device terminals. Lift-off processing is again 
employed in this level. The processing steps are as follows: 
1)  Clean sample with acetone, methanol and deionized water. 
2)  Place wafer with sample on spinner. 
3)  Apply 3 to 4 drops of HMDS. 
4)  Start spinner and spin for 15 seconds, 3500 r.p.m. 
5)  Apply 3 to 4 drops of photoresist. 
6)  Start spinner arid spin for 15 seconds, 3500 r.p.m. 38 
7)  Remove wafer and softbake @75°C for 20 minutes. 
8)  Soak sample in chlorobenzene for 3 minutes in low light 
and good ventilation. 
9)  Hardbake @80°C for 5 minutes 
10) Place wafer with sample on wafer chuck of mask aligner 
and align mask 5. 
11) Exposure to ultraviolet light. 
11) Immerse sample in developer for approximately 15 
to 20 seconds. 
12) Check development of mask pattern with microscope. Repeat if 
necessary. 
13) Immerse sample in deionized water in a clean petri dish. 
14) Prepare Veeco thermal evaporator (set up evaporation boats 
and cool down diffusion pump with LN2). 
15) Remove sample and blow dry with nitrogen gas. 
16) Mount wafer upside down in evaporator. 
17) Pump down evaporator to 1E-7 Torr and proceed with 
deposition of bonding pad metals. 
18) Remove wafer from evaporator and immerse in acetone for 
approximately 2 minutes. It may be necessary to gently 
wipe the surface of the sample with a Q-tip while still 
immersed in the acetone. 
19) Once all unwanted metal has lifted off, remove wafer 
and clean with acetone, methanol and deionized water. 
20) Proceed with testing of devices. 
Partial views of the masks used in levels 1 to 5 are shown in figures 3.4 to 
3.8. Cross-sectional views-illustrating the major processing steps are depicted in 39 
figure 3.9. A top view of the completed device is shown in figure 3.10. A 
sectional view of the same device is shown in figure 3.11 along the sectional 
planes A-A of figure 3.10. The completed device measures 550 p.m by 720 gm. 
The height of the overall device profile is about 8000A and the base profile 
height is 4400A. 40 
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3.1.3 Wet Etching 
The technique of wet etching is used in mask levels  1 and 2 only to 
remove unwanted semiconductor material.  In this technique, the sample to be 
etched has a photoresist mask laid on its surface which defines the areas which 
are removed. The sample is then immersed in the liquid etchant for a fixed time 
period depending on the desired etch depth. During this time, the etchant reacts 
with the surface of the sample by first oxidizing the surface and then dissolving 
the resulting oxide.  This results in the removal of the component atoms of the 
semiconductor material [Williams, 1984]. The liquid etchant used in this study is 
a solution made up from citric acid (CH3COOH), hydrogen peroxide (11202) and 
deionized water (DI).  The mixture of the components is 10:1 citric acid: 
hydrogen peroxide and dilution of the resulting CH3COOH:H202 mixture in 
equal parts of DI water. This latter dilution reduces the etch rate of the solution 
and arose from a need for better control of the etched depth in the 
semiconductor samples. The diluted etchant etches at approximately 1000A per 
minute, as compared to 2000A for the undiluted solution.  The etchant etches 
both n-doped GaAs and AlGaAs, with the etch rate for the latter compound 
being much slower. 
Prior to performing etching of the samples in mask levels 1 and 2, a series 
of experiments was performed to determine how the etch depth varied with time. 
The results showed that there was a general linear relationship between etch 
depth and time. There were variations in the data points obtained and this was 
largely attributed to the sensitivity of the etchant to ambient conditions such as 
light, temperature, humidity and the presence of oxide on the sample surface, 
although every effort was made to keep these conditions consistent for each 
experiment.  Neverthelesg, the data obtained from these experiments gave 47 
approximate times for etching in mask levels 1 and 2.  The outcome of these 
experiments then was to include an etch calibration sample (also referred to as 
an etch control) when fabricating devices.  The etch control sample is used to 
calculate the etch rate of the particular batch of etchant used at the time of 
processing.  The required etch time to achieve the desired depth was then 
calculated from the measured etch depth and time, of the etch control.  The 
calculation is performed from the knowledge that the etch rate of the etch 
control sample and the next sample should be the same or very close. 
3.1.4 Oxide Deposition and Etching 
Following the deposition of the ohmic contacts in mask level 3, a layer of 
Si02 is deposited onto the sample surface. This oxide layer serves to electrically 
isolate the terminals of the SLHET. Earlier in the study, this oxide layer was 
deposited using a Veeco Sputtering System. However, the sputtered oxide layer 
exhibited  significant  adhesion problems  to  the  photoresist  used  during 
subsequent processing steps. This showed up as flaking of the photoresist mask 
on the sample surface during the first few seconds of etching the oxide film. An 
alternate method was then tried whereby Chemical Vapor Deposition (CVD) was 
used to deposit the Si02 as well as changing the type of photoresist used. 
Baking times for the new photoresist were furnished by the manufacturer of the 
photoresist. The Si02 film deposited by CVD, together with the new photoresist 
did not show the anomalies demonstrated previously and etching of the oxide 
film was successfully carried out. The thickness of the oxide deposited from the 
CVD process was typically 1200A. 48 
Windows were etched through the oxide layer over the ohmic contacts to 
allow contact to the bond pads to be made. A dilute solution of hydroflouric 
acid (HF) was used as an oxide etch in a ratio of one part HF to ten parts DI 
water. The etch rate is approximately 3000A per minute. Buffered HF with a 
composition of one part HF to four parts NH4F solution was also used.  This 
solution has an etch rate of approximately 1000A per minute. The diluted HF 
solution was predominantly used due to the ease of preparation. Fresh batches 
of etchant was used each time to avoid any variations in etch rate.  It was 
difficult to ascertain when the windows were fully opened due to the thinness of 
the oxide layer.  In order to avoid overetching of the windows, the sample is 
periodically removed from the HF solution, rinsed in DI water, blown dry and an 
electrical continuity test performed along the edge of the sample where a strip of 
ohmic contact metal was left after lift-off processing. Establishment of electrical 
continuity between two points in a window implies the absence of any insulating 
oxide film. 
3.1.5 Lift-off Processing 
This technique of processing was used for defining the areas where ohmic 
contacts to device terminals and bonding pads are to be placed.  The main 
differences in this technique over standard processing  is  that the baking 
temperatures for the photoresist is much lower at 75°C and 80°C for softbaking 
and hardbaking respectively.  Also, the sample being processed was soaked in 
chlorobenzene for a few minutes after softbaking to form chlorobenzene lips. 
Figure 3.12 shows the processing sequence involved.  The chlorobenzene soak 
hardens the topmost layer of the still  soft photoresist.  After exposure to 
ultraviolet light through a mask, the sample is immersed in a developer (alkali) 49 
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Figure 3.12 Lift -off processing and the formation of 
chlorobenzene lips 50 
Solution which dissolves away exposed regions of the photoresist.  The softer 
regions of photoresist dissolves more readily than the upper harder layer, 
producing an undercutting effect. 
A metal layer is next deposited over the photoresist mask using thermal 
evaporation in a commercial Veeco system in the clean room. After metal 
deposition, the sample was immersed in acetone which dissolves the photoresist 
layer under the deposited metal.  Any metal not in contact with the sample 
surface then lifts-off, leaving behind a metal negative image of the mask used to 
define the photoresist.  The following two sections give more details about 
composition of the metals deposited using lift-off processing utilized in this 
study. 
3.1.5.1 Ohmic Contacts 
Many recipes for ohmic contacts have been described, proposed and 
studied for making contact to different types of materials. The recipe for ohmic 
contacts used in this study was obtained from an unpublished work by N. 
Braslau and referenced to by Shur [Shur, 1987]. This recipe calls for a series of 
surface preparation steps of the sample followed by evaporation of metals onto 
the sample surface at less than 10-6 Torr.  The metals and thickness of the 
evaporated metals are: 1000A of Gold-Germanium (AuGe), 500A of Nickel (Ni) 
and 300A of Gold (Au). Au-Ge is an eutectic compound containing 88% Au and 
12% Ge.  After evaporation, the ohmic contacts are alloyed at 450°C for 5 
minutes in forming gas. 
For this study, the recipe described above was modified by delaying the 
alloying step until further processing had been completed. Alloying was carried 
out at a temperature of 470°C for 3 minutes. The alloyed contacts had a mottled 51 
surface appearance after alloying.  This is attributed to the inward diffusion of 
Au and Ge which makes the surface of the deposited metal become uneven. A 
longer alloying time of 5 minutes was used initially, but resulted in shorting of 
the base and collector layers.  The metals evaporated onto the sample surface 
which produced working devices were 800A of Ni, 1000A of Au-Ge and 600A 
of Au. Nickel was evaporated first instead of Au-Ge as described in Braslau's 
recipe. The thickness of the evaporated metals were obtained from a thickness 
monitor connected to the thermal evaporator and is calibrated each time for the 
different types of metal being detected. 
3.1.5.2 Bonding Pads 
The bond pads make contact to the ohmic contacts described above, 
through windows opened in the insulating oxide layer.  The composition of the 
bond pad is different from the ohmic contacts and consists of 500A of Titanium 
(Ti) and 2000A of Gold (Au). The titanium acts as a sticking agent between the 
Gold and the oxide layer. The exact thickness of Ti deposited is not known due 
to failure of the thickness monitor at the high temperatures needed to melt and 
evaporate Ti but is estimated to be about 600 to 800A. 
The thickness of the bond pad deposited for this study proved to be not 
sufficiently thick enough. This was made apparent when the devices were being 
bonded to the chip packages using the Wire Bonder. The normal procedure for a 
ball-stitch bond is to have the ball joint made on a pad on the chip package and 
the stitch made on the bonding pad.  If the bond pad is not thick enough, the 
stitch operation will cause part of the bond pad to come off with the capillary of 
the bonder.  This problem was circumvented by performing the ball joint on the 52 
bond pads and the stitch on the chip package pads. A view of this is shown in 
figure 3.13. 53 
Figure 3.13 Cross-sectional view of gold wire bond between 
device bond pads and chip header package 54 
3.2 Characterization 
The completed devices are characterized using a Rucker and Kolls Model 
250 probe station and a Hewlett-Packard HP4145B Semiconductor Parameter 
Analyzer.  Measurements  at this stage of the experimental procedure are 
performed in the dark under ambient conditions.  These measurements serve to 
identify probable working devices.  Sample I-V curves are obtained from these 
devices which are noted on a wafer map drawn up to aid identification of these 
devices. 
Working devices need to be separated out and mounted onto leadless chip 
carrier (LCC) packages for the next step in the characterization procedure. To 
do this, the processed sample is physically removed from the 2 inch Si wafer it is 
mounted to.  This is achieved by placing the whole wafer on a hot plate to melt 
the In solder holding the sample to the Si wafer. To fully remove any remnants 
of In solder on the back of the sample, it is then mounted face down with black 
wax onto a glass slide and the remaining In is ground off by polishing the back 
side of the sample with a suspension of fine abrasives in water. Once completed, 
the sample is then removed from the glass slide by soaking in Trichloroethane 
(TCA). TCA dissolves the black wax which allows the sample to separate from 
the glass slide. The sample is then cleaned with acetone, methanol and deionized 
water. Once cleaned, the sample is mounted face up onto a tacky backing sheet 
of vinyl and cleavage lines are scribed onto the sample surface using a diamond 
scribe.  These lines define the planes along which the semiconductor material 
breaks when it is physically subjected to stress. The broken up sample contains 
groups (two to four) of devices. 
After cleaving, working devices are mounted onto the 28 pin LCC 
packages with silver epoxy which is then cured at 1500C for 8 minutes.  Gold 55 
wire bonds are then made between the package pads and the bonding pads of 
each working device using an Ultrasonic Gold Ball Wire bonder, model NU-827 
by Mech-El Industries. A package map is used for each device to indicate the 
terminal designations of the particular device for later reference. 
To enable connection between the HP4145B Parametric Analyzer and the 
LCC package, a package header is used.  Since using the header allows the 
entire chip package to be immersed in liquid nitrogen for 77K measurements, a 
jig was fabricated to permanently house the package header within a foam box 
with wires terminating in BNC sockets soldered to each pin of the header 
package.  The foam box serves as a heat insulating container for the liquid 
nitrogen, preventing it from boiling away too quickly. A cutaway view of the jig 
is shown in figure 3.14.  The jig also allows verification that bonded devices 
have good electrical connection to the chip package and produce I-V curves 
similar to earlier curves obtained when the devices were probed. Using the jig 
described above, both room temperature (300K) and 77K  measurements of 
device characteristics are made. 56 
Figure 3.14 Cross-sectional view of chip header jig built to 
perform low temperature measurements 57 
3.3 Measurement Results 
This section presents the results from measurements made on fabricated 
devices at room temperature and 77K. The measurements were obtained with 
devices biased as described in section 2.2.2. Results that are derived from the I­
V characteristics such as the base transfer ratio and the electron energy 
distribution, are based on the low temperature I-V measurements only. 
Figure 3.15 and 3.16 show measured common base current-voltage 
characteristics at room temperature and 77K respectively from a device with no 
shorts between the base and collector terminals.  At Va3 = 0 V, there is no 
collector current at room temperature. However, there is a significant amount 
of collector current  at 77K due to  a leftward  shift  of the  entire I-V 
characteristics.  This current is indicative of the presence of ballistic electrons 
with sufficient energy to surmount the collector barrier and is also indicative that 
for the emitter currents shown in figures 3.15 and 3.16, the electron injection 
energy (which is approximately equal to the emitter-base voltage) is higher than 
the peak collector barrier height. At room temperature, the absence of collector 
current shows that there are no electrons with energy greater than the collector 
barrier height and that these electrons undergo significant scattering (energy loss 
mechanisms) before reaching the collector junction and thereby thermalize into 
the base. Measuring the collector currents at Vo3 = OV, the base transfer ratio 
(a = Ic/IE) is determined to be 0.28 for all values of emitter currents from 2 to 8 
mA. Using the expression derived by England and co-workers [England, 1989], 
the base transfer ratio can be described by 
a = Ce-LimE)  (3.1) 
where C is a collector efficiency, L is the width of the base region and X(E) is 
the mean free path of the electrons. Equation 3.1 can be rearranged such that 58 
Figure 3.15  Current-Voltage characteristics of SLHET operating in 
common base mode, measured at 300K. 59 
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Figure 3.16 Current-Voltage characteristics of SLHET operating in 
common base mode, measured at 77K. 60 
the mean free path can be calculated. Taking C as 1 (for an ideal collector) and 
the length of the base width to be the distance traversed from the first quantum 
well of the superlattice to the top of the collector barrier at the collector-base 
junction (1335A), the mean free path of the ballistic electrons is calculated to be 
1048A. 
The threshold voltage of the collector current at IB = 0 also changes from 
approximately 1.25 V at 300K to 0.5 V at 77K. This is indicative of a lowering 
of the effective barrier height at the collector-base interface. Here, the effective 
barrier height is taken as the difference in energy between the top of the 
collector barrier and the Fermi energy in the base. This observation then implies 
an increasing Fermi energy with decreasing temperature.  This result can be 
easily confirmed by calculating the Fermi energy level using equation 5.6.  Also 
from figure 3.16, the output differential resistance for an injected emitter current 
is seen to be dependent on collector-base voltage. 
Using the measured I-V characteristics of figure 3.16,  the electron 
energy distribution, n(E) as a function of energy of the collected ballistic 
electrons can be obtained by taking a derivative of the collector current with 
respect to the collector-base voltage [Heiblum, 1985 and England, 1989]. The 
resulting plot is shown in figure 3.17. Two main features show up in this plot. 
The first is that the peaks are approximately centered at about Va3 = 0.1V. The 
positions of the peaks show a tendency to shift to the right by about 0.025V for 
increasing emitter currents. This slight shift is attributed to secondary effects in 
the energy band structure under bias.  Second, the width of the peaks measured 
halfway from the maximum show an increasing distribution width with increasing 
emitter current. Table 1 below summarizes these measurements: 61 
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Figure 3.17 Electron energy distribution as a function of injected
current. n(E) is taken as a derivative of the Current-
Voltage characteristics measured at 77K.62 
Emitter Current  Energy Peak  Distribution 
(mA)  Position (V)  Width (V) 
2  0.1  0.343 
4  0.115  0.406 
6  0.125  0.469 
8  0.15  0.546 
Table 1. Measured Electron Distribution Peaks and Width 
Figure 3.18 shows the derived transfer ratios for different values of 
collector-base voltage. The value of a is 0.28 at VB = OV and appears to be 
independent of emitter current. The maximum value of a is 0.99 which occurs at 
VB = 0.65V.  This very high value indicates that almost all of  the emitter 
current injected into the base is collected at the collector. 
The current-voltage characteristics of the emitter-base junction, measured 
at 300K and 77K, are shown in figure 3.19.  It  is seen that the current 
characteristics at 77K is lower overall than the room temperature characteristics 
by about 1 mA.  This result shows that at room temperature, there is a 
significant current component due to thermionic emission and thermionic field 
emission. As the temperature is lowered (below 140K), these components of the 
measured emitter current diminish. From this characteristics, it is also possible 
to obtain the electron injection energies for a given emitter current. 63 
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Figure 3.18 Base transfer ratio as a function of emitter currents. 64 
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Figure 3.19 Emitter current-voltage characteristics measured at 77K & 300K. 65 
Figure 3.20 shows a typical current-voltage characteristic of SLHET 
devices operated in the common emitter mode at 77K. The base currents are 
from -4mA to 4mA in steps of 2mA. These currents correspond to electrons 
being injected into the base region in the case of negative base currents and 
electrons being extracted in the case of positive base currents.  The I-V curves 
shown in figure 3.20 were obtained from a device with no shorts between the 
base and collector layers. From the I-V characteristics, it is seen that there is 
little or no current gain when the device is operated in this mode. A detailed 
discussion for this observed device behavior will be included in chapter 4, using 
the DC equivalent circuit model. 
Additional measurements were performed to determine the base spreading 
resistance using the two base contacts on the device.  This measurement is 
essentially the same as the split base contact measurement performed by Heiblum 
and co-workers [Heiblum, 1986]. The base spreading resistance is assumed to 
be about half of the resistance measured between these two base contacts. From 
these measurements, the base spreading resistance is found to be approximately 
1000 ohms. 66 
Figure 3.20 Current-Voltage characteristics of SLHET operating in 
common emitter mode, measured at 77K. 67 
4. Device Modeling 
To predict the current-voltage (I-V) characteristics of the SLHET device 
fabricated in this study, a simple model is developed based on the approach of 
device simulation and prediction of device characteristics using current transport 
equations.  The current transport equations are developed based on a one-
dimensional analysis of the current mechanisms in the emitter-base and collector-
base junctions. An understanding of the behavior of these two junctions under 
bias and how they interact together is crucial to the success of the model. With 
an understanding of the behavior of these junctions,  it is then be possible to 
predict the I-V characteristics of the device operated in either common-base or 
common-emitter modes. 
This chapter describes the derivation of the current equations and 
parameters which produce the characteristic I-V curves for each junction 
(emitter-base and collector-base) and for the device working in the common base 
mode.  Using the parameters and equations derived,  a simple DC equivalent 
circuit model of the device is presented.  The results of the simulations are 
presented at the end of this chapter. 
To perform the simulations, computer programs are written in BASIC and 
used to calculate the magnitude of the desired currents for a range of applied 
biasing voltages.  The set of data points generated by each of the programs is 
then imported into a spreadsheet which allows the data to be plotted as I-V 
curves. The program listings for each type of simulation carried out is shown in 
Appendix A. 68 
4.1 Emitter-Base I-V Characteristics 
In the common base mode of operation, the emitter terminal of the device 
is biased negatively with respect to the base terminal.  This biasing condition is 
necessary if electrons are to tunnel into the base region.  It has been shown that 
the I-V characteristics of the emitter-base junction is independent of whether the 
collector is biased or not  [England, 1989].  This has been confirmed in this 
study to be true and for the rest of the discussion on the emitter-base junction, it 
is assumed that the collector terminal of the device is left open circuited. 
When the emitter-base junction is biased with the emitter more negative 
with respect to the base, part of the emitter-base voltage appears across the 
potential barrier [Heiblum, 1985].  Current flow is then described by field 
emission (also referred to as tunneling) of electrons through the barrier.  The 
injected carriers into the base have an energy above the conduction band edge 
which is the sum of the Fermi energy in the base region and the emitter-base 
voltage. This energy is given quantitatively as 
= (EF  Ec)  qVEB  (4.1) 
where q is the electronic charge and the units of  are in electron V. Equation 
4.1 is an ideal equation as it assumes that all of the applied emitter-base voltage 
drops across the barrier and does not take into account non-ideal effects such as 
the presence of parasitic resistances in the actual device which will cause only a 
portion of the applied emitter-base voltage to actually appear across the barrier. 
Here, the ideal case is assumed for simplicity. 
It should be noted that thermionic emission and thermionic field emission 
can and do occur at the emitter-base barrier,  especially when the applied bias is 
large enough to cause a significant distortion of the barrier such that the top of 69 
the barrier becomes very thin.  This fact is evidenced by observing the room 
temperature characteristics of the device operating in common base mode as 
shown earlier in figure 3.13.  These current mechanisms however, diminish for 
lower temperatures below about 140K [Heiblum, 1986].  Since the SLHET 
device is normally operated in low temperatures of 77K and below, it is assumed 
in the modeling of the device that field emission of electrons is the dominant 
mechanism for current flow in the emitter-base junction. 
The tunneling current along the x direction (perpendicular to the planes of 
epitaxial growth) between two conduction regions through a forbidden region is 
given by [page 541, Sze, 1981] 
J =  41  ff T(E)[FI (E)  F2(E)ilk12dE  (4.2)
47c2h 
here, F1(E) and F2(E) are the equilibrium distribution functions in the emitter 
and base regions respectively, T(E) is the tunneling probability of electrons 
through the emitter-base barrier and ki is the transverse momentum in the 
direction of motion.  It should be noted that Equation 4.2 also includes current 
due to thermionic field emission and thermionic emission.  The equilibrium 
distribution is given by the Fermi-Dirac distribution function for degenerate 
semiconductors [Mayer, 1990] 
F(E) = 
1 
(4.3)
expRE EB) / kBT1+1 
where kB is the Boltzmann constant, EF is the Fermi energy and T is the lattice 
temperature.  Since the applied potential appears as a splitting of the fermi 
energies on the respective side of the junctions, the distribution functions in 
equation 4.3 may be written 
F2 (  = F (EqVA)= 
1 
(4.4)
exp[(E+qVA  EF)] +1 70 
and 
(E) = F(E)  (4.4 a) 
where VA is the applied voltage across the junction. 
Calculations of the position of the Fermi energy level for the emitter and 
base regions show that the two regions are indeed, degenerately doped with the 
Fermi energy level, EF being 6.13 meV above the conduction band edge in the 
emitter bulk region and 79.5 meV above the conduction band edge in the base 
region, at room temperature. The difference in Fermi energy levels in these two 
regions is due to the different doping levels. These calculations were performed 
by using the equation for finding the concentration of electrons, assuming full 
ionization 
n =NcF2(1-1)  (4.5) 
where Nc is the effective density of states for the conduction band and is given 
by: 
Nc = 2(1111cBT  (4.6)
2pe 
with ms the electron effective mass equal to 0.067m0 for GaAs and 0.096m0 
for AlGaAs [Adachi, 1985]. 
The function F12(r1) in equation 4.5 is the Fermi Integral.  Its value is 
calculated from equations 4.5 and 4.6, and the value of rl is determined from a 
table listed in reference [Wolfe, 1989]. Once rl has been calculated, the Fermi 
energy level is determined from the equation: 
Ec) 
71=  (4.7)
kBT 71 
Further calculations at 77K show that the change in Fermi level is of the 
order of a few percent of the room temperature value.  Hence,  the room 
temperature value is assumed for the computer simulation. 
With a knowledge of the Fermi energy level in the emitter and base, the 
tunneling probability must next be expressed such that its dependence on the 
applied voltage is included in equation  4.1.  The tunneling probability (also 
referred to as transmission coefficient) for a one dimensional, single rectangular 
barrier is given by [Ricco, 1984] 
4 1  r---;-4:03cf2
T(E)  exp[  NI 2 m  (4.8)
h  qFb 
where Coo is the barrier height on the emitter side, (1:01 is the barrier height on the 
base side and m* is the electron effective mass in A1GaAs as shown in figure 4.1 
for a single barrier with and without an applied field.  Barrier heights are 
referenced with respect to the Fermi energy level in the emitter and base regions 
respectively.  Both low and high field cases are also shown to illustrate the 
extent of distortion of the barrier.  Assuming that the applied field is uniform 
across the barrier such that AEI = qVA, then 
Col = (Do  AEI = Coo  qVA  (4.9) 
The electric field, Ft in the barrier can then be written as 
VA
Fb =  (4.10) 
where VA is the applied voltage across the barrier and d is the barrier width. 
The point at which tunneling takes place is point P.  With all the applied field 
across the barrier,  the distortion of the barrier is then proportional to VA, such 
that the barrier width becomes a function of the applied voltage. For low fields 
such that qVA < (Do as in figure 4.1 (b), the barrier width remains unchanged at 
d. However, when a large enough field is applied, that is when qVA > 00 as in 72 
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Figure 4.1  One-dimensional rectangular barrier at equilibrium (a), 
small applied bias (b), large applied bias (c) 73 
figure 4.1 (c), the barrier becomes triangular and the effective barrier width 
changes as a function of VA.  When this happens,  the subtracting term in 
equation 4.8 becomes zero. The effective width of the triangular barrier can be 
expressed using similar triangles as 
d'  d  (4.11)
00  qVA 
Equations 4.9 to 4.11 can now be applied to equation 4.8 to define two 
equations for the tunneling probability. Hence, for low fields where qVA < 00 
and using the conduction band discontinuity AEc for 00,  the tunneling 
probability is given by 
. .  d T(E) = exp[-- 4 1 i  (AEc2  (AEc qVA)3/2)]  (4.12)
3 h  q VA 
Similarly, for qVA > (1:0, the tunneling probability is described by 
; / T(E) = exp[ 4  0Er)]  (4.13)
hy2m  (qVA)2 
The following constants were used: 
Conduction band discontinuity, AEc=0.33eV [Adachi, 1985] 
Barrier width, d = 75A 
Electron effective mass in AlGaAs, ins = 0.096 mo 
Equations 4.12 and 4.13 therefore describes the tunneling probability 
through the barrier for a given emitter-base voltage. A plot of the tunneling 
probability using these equations is shown in figure 4.2. 
Using these two equations in equation 4.2, it is now possible to calculate 
the tunneling current from emitter to base.  Integration of equation 4.2 can be 
carried out by assuming parabolic bands such that 
h2k2 
E=  (4.14)
2m 74 
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Figure 4.2 Calculated tunneling probability for a 75 Angstrom 
single rectangular barrier. 75 
and substituting equations  4.4  and  4.5  for the Fermi distributions.  Using 
integration tables to integrate the resulting indefinite integrals, the following 
Tsu-Esaki [Lary, 1990] type of equation for tunneling current density results: 
meqkBT  (1+ exp[ER  E/kBT] 
(4.15)
2n2h3  103T(E)in  1+ exp[EF2  E/kBT] 
where  ER and EF2 are the quasi-Fermi levels shown in figure 4.1 for the emitter 
and base respectively.  Equation  4.15  can be broken up into two separate 
integrals describing two current fluxes flowing across the barrier. The first term 
describes a flux from emitter to base and vice versa for the second term.  Since 
the emitter-base junction is always biased such that electrons tunnel from emitter 
into the base (for normal operation of the SLHET), the contribution to current 
flow by the second term is vanishingly small and it is therefore ignored.  In the 
low temperature limit, equation 4.15  simplifies into 
msqk
4JT TIE)/E. (ER  E)dE
=  (4.16 a)
0  kBT EB  27r2h3 
Integrating equation 4.16 (a) and using equations 4.12 and 4.13 results in 
an expression for JEB which can easily be used to calculate the tunneling current 
for a range of applied emitter-base voltages 
eqkBT  1T
T(E)  (4.16 b)
2n2h3  kBT 2 
To account for non-ideal effects in the actual device,  resistances were 
included in the simulation which accounts for the following: 
Leakage current around the emitter barrier between the emitter and 
base contacts.  This is modeled by inclusion of a parallel resistance and is 
designated Rm. 76 
Ohmic contact resistance and resistances which reduce current flow 
through the emitter-base junction.  This is modeled by a resistor in series with 
the emitter barrier and RPE. This resistor is designated RSE. 
Base spreading resistance. This is modeled by a resistor in series with 
the emitter barrier only and is designated REE . 
The origin of these resistances is illustrated in figure 4.3 in an enlarged 
cross-sectional view of the SLHET. If during processing, the wet etch of Mask 
Level 1 was stopped some distance before the intrinsic AlGaAs layer and the 
etching of Mask Level 2 proceeded, the structure of figure 4.3 will result.  This 
is indeed the case, based on etched depth measurements. During the annealing 
process, component atoms of the ohmic contact metals will diffuse through to 
most of the superlattice in the base.  The presence of the highly doped GaAs 
between the ohmic diffusions just before the intrinsic AlGaAs layer in effect 
forms a resistor between the base and emitter contacts. 
The values of both RPE and RSE are estimated by using the equation 
pL R=  (4.17) Awe 
where L is the length of the resistive material and is taken as the separation of 
the emitter and base ohmic contacts on the actual device. Awe is the cross-
sectional area of the resistance path and is determined from the thickness of the 
material from the edge of the base contact pad to the AlGaAs layer in the emitter 
and from the width of the ohmic contact pad.  p is the resistivity of the GaAs 
material between contact pads.  Using information derived from device 
geometries and epitaxial layer thicknesses, and using the value of p found in 
figure 22 of [Sze, 1981],  RSE is estimated to be about 0.0147 ohms and RPE is 
about 1725 ohms. These calculated values are an estimation at best and should 
be taken as a lower limit 'since it would be expected that these values should 77 
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Figure 4.3 Emitter-Base circuit : parallel leakage resistance and base 
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increase under bias due to the formation of a depletion layer adjacent to the 
ohmic contacts. The base spreading resistance value is assumed to be equal to 
the measured value discussed earlier in chapter 3. 
The simulation of the tunneling current were carried out with and without 
these resistances to illustrate the effect of these resistance elements.  For 
completeness, the value of RpE was also varied to observe the effect on the 
emitter characteristics.  To include these resistances in the simulation, the 
program written for the tunneling current must be modified. For inclusion of the 
parallel resistance, the emitter current is taken as the sum of the current through 
the resistor and the tunneling current.  The magnitude for the current through 
the resistor can be easily calculated using Ohm's Law.  Inclusion of the series 
resistance is more involved since for a given emitter-base voltage, the current 
flowing is dependent on the voltage that actually appears across the tunneling 
barrier. The voltage across the barrier is in turn, dependent on the voltage drop 
across RSE. Therefore, a system of equations must be set up such that: 
VEB = VB. + "Tunnel + VEBn  (4.18) 
VRas = IR  *ItSE  (4.19) 
IRpg = ITunnel +IRpg  (4.20) 
V Rgg  = ITunnel * RBB  (4.21) 
Where 'Tunnel  is the tunneling current calculated using equation 4.16.  By 
iteratively substituting incremental values of VT  l  and solving equations 4.18 to 
4.21, a condition is eventually reached where equation 4.18 is satisfied.  Once 
this is reached,  the emitter current is determined for a given emitter-base 
voltage. As can be seen above, the size of the series resistance is very small and 
for practical purposes can be ignored.  It is included in the simulation for 
completeness. 79 
A further step in the simulation was carried out which included the 
transmission coefficient of the superlattice base region and its effects, if any, on 
the emitter tunneling current. The transmission coefficient of a superlattice can 
be calculated using the Kronig-Penny model [Bastard, 1981]. Figure 4.4 shows 
the transmission coefficient for a five period superlattice based on calculations 
from [Lary, 1991]. The main characteristic of figure 4.4 is that the transmission 
coefficient is very high (approaching 1) for certain allowed energies.  These 
energies correspond to the minibands formed as a result of having closely 
coupled quantum wells as in a superlattice [Lent, 1987]. Using the calculated 
results presented by Lary, 1991, the first four miniband energies for a seven 
period superlattice are as follows: 
Miniband  Energy Range (meV) 
B1  27.8 to 34.5 
B2  84.8 to 110.6 
B3  185.6 to 243.7 
B4  323 to 432 
Table 2. Calculated Miniband Energy values of a 7 period Super lattice 
(J. Lary, 1991) 
Using the information of table 2, the effective tunneling probability of the 
barrier is then calculated as the product of the value of T(E) calculated in 
equations 4.12 and 4.13 with the tunneling probabilities equal to 1 when the 
applied voltage corresponds to a miniband and 0 otherwise.  Simulations are 
performed for tunneling current with the modified tunneling probabilities for 
cases with and without leakage resistances. 80 
Figure 4.4 Transmission coefficient for a five period superlattice. 
Barrier and well widths are 25 and 100 Angstroms. 
(J Lary, 1991) 81 
4.2 Collector-Base I-V Characteristics 
Simulation of the collector-base characteristics differs from that of the 
emitter-base described earlier. As shown in the previous section, the tunneling 
probability through a barrier is a function of the width of the barrier. Increasing 
the width of the barrier in equation 4.8 will result in a tunneling probability 
which is very small.  Thus thermionic emission is the dominant contribution to 
current over the collector-base junction.  The presence of high energy injected 
ballistic electrons from the emitter will also contribute to the collector current as 
will be discussed in the next section.  This section assumes that the emitter is 
open circuited. 
The main characteristic of the collector barrier is that the effective barrier 
height,  defined as the difference in energy between the top of the barrier and 
the Fermi energy level in the base, varies with the applied collector-base voltage 
due to the graded regions. Using the analysis for a Schottky barrier formed by a 
metal-semiconductor contact [Sze, 1981], it is asserted that the current flow in 
the collector-base barrier can be described by thermionic emission with perhaps 
some thermionic field emission similar to Fowler-Nordheim tunneling[England, 
1989] occuring at the top of the barrier when it is sufficiently distorted by an 
applied voltage.  Here it is simply assumed that for the range of voltages 
required for the simulation, thermionic emission is the dominant mechanism. 
When a positive voltage is applied to the collector-base junction, the 
barrier profile changes in a manner as shown in figure 4.5 (a).  This diagram 
assumes that the voltage drop across the barrier is equal to the difference in the 
quasi-Fermi levels.  The change in barrier profile reduces the effective barrier 
height for electrons in the base, allowing more electrons with enough energy to 
surmount the barrier as the applied collector-base voltage increases.  Since the 82 
Figure 4.5 Collector barrier energy band diagram. (a) Different biasing and 
its effect Qn the shape of the barrier. (b) Similar effect is seen in 
Schottky barriers (S.M. Sze, 1981). 83 
structure of the collector-base barrier is symmetrical,  applying a negative bias 
affects the barrier profile in a similar but opposite manner. 
The thermionic emission theory [Bethe, 1942] described by S.M. Sze 
[page 255, Sze, 1981 ] for a Schottky barrier (metal-semiconductor contact) 
established that the shape of the barrier is immaterial under certain assumptions, 
and that the current flow depends only on the height of the barrier.  The total 
current density for a Schottky barrier is given by 
J = AeT2 exp(  4:0  expPVA ) -1]  (4.22)
k9-- kBT BT 
where Ae is the effective Richardson constant, (DB is the barrier height, kB is the 
Boltzmann constant and VA is the applied voltage. The first exponential term in 
equation 4.22 describes a  current flow from metal to semiconductor and the 
second describes a current flow from semiconductor to metal.  Equation 4.22 
can be used to describe the thermionic emission of electrons over the collector 
barrier by noting one important difference: the current flow from base into the 
collector corresponds to reverse applied biases in equation 4.22. In other words, 
thermionic emission over the collector barrier is analogous to the flow of 
electrons from metal to semiconductor in the Schottky barrier. This can be seen 
by comparing the energy band diagrams of figure 4.5 (a) & (b).  Hence, 
equation 4.22  is modified such that the current over the collector barrier is 
given by 
= A.T2 exp(  ()ic (VcB ))  (4.23)
kBT 
where (1)(VcB) is the effective barrier height at the collector-base junction which 
is also dependent on the collector-base voltage.  The effective Richardson is 
given by 84 
47cqmek: A. =  (4.24) 
h3
The other constants in equation 4.24 are as described in section 4.1.  It 
has been asserted that (f) c varies with applied  collector-base voltage with the 
relationship[Heiblum, 1985] 
= nVcs  (4.25) 
where rl is a fractional multiplier. To ascertain the general relationship between 
these two parameters, equation 4.23 is reexpressed such that the barrier height 
can be found for a given current 
kB T in( A*T2  (4.26) 
q  JTH 
where T is the lattice temperature and JTB is equal to the collector current 
divided by the area of the collector-base junction. Equation 4.26 is then used to 
obtain barrier height versus applied voltage from actual device curves (as shown 
in figure 3.2) for the case when injected emitter current is zero. The extracted 
barrier heights is shown in figure 4.6.  It can be seen from the figure that the 
relationship of Cc  and applied collector-base voltage is non-linear.  Also 
obtained from this plot is the collector barrier height at VcB = 0 V, which 
approaches 120 meV by extrapolation. 
To adequately describe the change in barrier height with applied voltage, 
it is asserted that the barrier height is lowered by an amount described by the 
function 
A(OC =[11\103r2  (4.27) 
and the effective barrier height at a given voltage is given by 
(1)(VcB)= 4)(Vc13 = 0) [nVca"  (4.28) 85 
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Figure 4.6 Barrier height variation of collector barrier with applied 
voltage. Extracted heights and simulation result shown. 86 
Equation 4.27 is based on the expression for describing barrier height 
lowering due to image potential or Schottky effect which is given by [page 252, 
Sze, 1981] 
[ qE  (4.29)
47ces 
where E is the electric field at the interface and es is an effective permittivity of 
the semiconductor medium.  Using the data points obtained from measured 
device characteristics,  the value of rl in equation 4.27 is determined to be 
0.0022 eV. Using equation 4.29 and assuming that the electric field is uniform 
across the entire collector barrier,  the calculated value for the relative 
permittivity, es is found to be 3.849.  This value is smaller than the static 
relative permittivity of A1GaAs which is 12.24 for a mole fraction of 0.3 
[Adachi, 1985]. One possible explanation for this low value is that if the transit 
time of an electron from the interface to the barrier maximum is shorter than the 
dielectric relaxation time, the semiconductor medium does not have enough time 
to be polarized which results in a smaller permittivity than that of the static value 
[Sze, 1981].  Equation 4.28 is also plotted in figure 4.6 and it can be seen that 
the resulting plot it is in agreement with the extracted barrier heights. 
Substituting equation 4.27 and 4.28 into equation 4.23 then gives a 
mathematical expression for describing the thermionic current over the collector 
barrier with changing collector-base voltage.  A simulation of the collector 
current characteristics is then possible using the resulting expression so far 
derived.  The simulation also includes a series resistance which accounts for 
resistance in the bulk semiconductor material near the collector terminal and 
ohmic contacts.  The program modifications to include the series resistance is 
the same as described for the emitter-base junction. To obtain good agreement 87 
between the simulation and the actual result, the simulation is performed with 
different series resistance values. 
4.3 Common Base I-V Characteristics 
From the analysis of the emitter-base and collector-base junctions 
discussed in the previous sections,  it is now possible to determine the I-V 
characteristics of the SLHET. The common base mode will be considered first 
since it  is an extension of the analysis on the collector-base junction.  To 
quantitatively  describe  the  common-base  characteristics,  the  following 
characteristics of the measured I-V curves (figure 3.16) are recognized: 
i)  At Vol = 0 V, the ratio of collected current to emitted current is 
approximately the same for a range of emitter currents.  These currents values 
are assumed to correspond to injection into a high order miniband such as B4 
(see Table 2.1) and after traversing the base region, the ballistic electrons arrive 
at the collector with some energy distribution such that only the most energetic 
electrons cross over the top of the  collector barrier.  From measured 
characteristics, this ratio is known to be approximately equal to 0.28. 
ii)  For small collector-base voltages,  the  collector current rapidly 
approaches the magnitude of the emitter current.  At this point, the I-V 
characteristics flatten out and as Val increases further, the current begins 
increases somewhat exponentially.  The point at which the collector current 
flattens out appears to be independent of the emitter current (for the range 
considered) and is centered at about the threshold voltage of the collector 
current characteristic at IE=0 amps. 88 
Based on these observations, the collector current can be modeled by 
asserting that it consists of three components: 
i)  The current due to ballistic electrons, defined as I. 
ii) A generalized current defined as Ic2.  This component of the collector 
current will be discussed in detail later. 
iii) The current due to thermionic emission of electrons over the collector 
barrier, defined as Ic3. 
Which of these components actually contribute to the collected current 
depends on the magnitude of the collector-base voltage.  By defining the 
threshold  of the  thermionic  current  described  earlier  as  VT,  the  I-V 
characteristics can then be broken up into three regions: 
Region (i): Val 5 O.  The current is due to ballistic electrons which 
have traversed the base region and undergone little or no scattering.  The 
magnitude of this current is given by 
(4.30) Ic = Ici = (xis 
here a is a transfer coefficient and is defined as a ratio of the collector current 
to the emitter current. From the observations described earlier, a is assumed to 
be constant for a given emitter current range.  The value of a reflects the 
number of electrons that traverse the base region ballistically.  Since ballistic 
transport through the base would be affected by whether the injection energy 
corresponds to a miniband or minigap, it would be expected that a changes with 
the electron injection energies. 
Region (ii): 0 < VCs 5 VT.  The collector current is the sum of the 
current due to ballistic electrons and the generalized current component,  Ic2 
The collector current is then given by: 
IC = 'Cl + IC2  (4.31) 89 
To quantitatively describe IC2, observation (ii) made earlier is used. 
From the measured common-base I-V characteristics, it can be readily seen that 
IC2 is 0 at VcB = OV and IC2 is a maximum at VcB = VT with IC = IE  (a 
approaches 1).  Therefore, IC2 must be equal to the fraction of emitter current 
which is not collected at VcB = OV. Based on this definition of IC2, it is asserted 
that this current component is given by the expression 
1c2 = X[(1 a)IE]  (4.32) 
where X is a unitless quantity called the incremental collector efficiency and 
varies as a function of collector-base voltage, VcB, and the effective barrier 
height,  at the collector-base junction.  To describe X quantitatively,  it is 
proposed that it varies inversely with the effective barrier height, (1). The reason 
for this is based on the description given earlier on the variation of barrier height 
with applied collector-base voltage.  It can be seen from figure 4.6 that the 
effective barrier height changes by about 30% over the range 0 5 VcB 5 0.5V. 
The energy distribution of the ballistic electrons arriving at the collector-base 
junction are known to have an energy distribution which is sharply peaked at 
some energy [Heiblum, 1985].  If the energy distribution is peaked at some 
energy just below the top of the collector barrier such that at zero collector-base 
bias only the high energy tail of the distribution gets collected,  then a 30% 
lowering of the barrier would allow almost all of the injected electrons to 
surmount the collector barrier. 
To determine an expression for X, equation 4.28 is used. Taking the 
inverse of equation 4.28 would yield an expression which describes the way X 
changes with collector-base voltage. To achieve a range of values for ? which 
ranges from 0 to 1, X must be expressed as a percentage of the total change in 
barrier height for the range 0 5 VcB 5 0.5V 90 
(K(v03)  vc(0) =  (4.33) 
OgVT)  OC(0)] 
Equation 4.33 is plotted for 0 5 Va3 5 0.5V and is shown in figure 4.7. 
Region (iii): V03 > VT.  The collector current is the sum of the 
thermionic current and all of the injected current. This is given simply by: 
IC = IC3 +42  ICl  IC3 +IE  (4.34) 
The I-V curve of the SLHET operating in common-base mode can now be 
plotted by calculating the magnitude of the collector current using equations 
4.30 to 4.34 for a range of collector-base bias.  It is assumed during the 
simulation that the emitter current is constant and modifications to the program 
to include the series resistance in the collector circuit is the same as described 
previously in section 4.2. 
4.4 Simulation Results 
The tunneling current through the 75A emitter-base rectangular barrier 
calculated using equation 4.16 (b) is shown in figure 4.8.  Junction area is 
assumed to be equal to the emitter mesa area of 9x10-1° m2. The barrier heights 
are assumed to be equal to the conduction band edge discontinuity of the 
GaAs /A1GaAs  heterojunction.  Included  in  figure  4.7  are  data  points 
corresponding to the measured emitter current at 77K. Below about 0.6 V, the 
measured current is significantly larger than the simulated tunneling current. 
Above 0.6 V, the measured current is seen to be increasing at a somewhat faster 
rate than the simulated current.  This is indicative that the measured emitter 91 
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single rectangular barrier. Measured emitter current 
at 77K shown for comparison. 93 
current in the actual device has components other than just the tunneling current 
alone. 
To account for these additional current components, resistances are 
included in the simulation. The required program modifications to include these 
effects have already described earlier in section 4.1.  Figure 4.9 shows the 
simulation results with these resistances included. This simulation result shows a 
calculated tunneling current which is much more in agreement with the measured 
results.  Several simulation runs were made with different resistance values to 
ascertain the effect these resistances had on the overall simulation result.  The 
resistance values used in the result shown in figure 4.8 are RpE = 3.25 KO and 
RSE  10 SI and RBB = 1KS2. These values are higher than the estimated values 
of 1.725 ics1 for RPE and 0.0147 SZ for RSE.  The higher resistance values 
needed for good agreement with the measured result is indicative that there are 
additional resistances which were not accounted for in the initial estimation.  It 
was also observed during these simulations that the series resistance had 
negligible effect on the current characteristics for the range of values used. 
Figure 4.10 shows the tunneling current modified by the transmission 
coefficients associated with the minibands of the superlattice in the base. 
Assuming zero transmission when the emitter is biased into a forbidden band, the 
resultant  current-voltage  characteristic  shows  peaks  corresponding  to 
transmission into minibands (B2 to B5).  It is assumed that energies higher than 
the top of the energy band B4 begin to resemble a continuum of states. Hence, 
there are no peaks associated with B5.  Current peaks corresponding to 
miniband B1 are not observed in the simulation. This is due to the high doping 
in the base which causes the Fermi energy in the base to be above the allowed 
energies for B 1. 94 
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When the resistances used in figure 4.9 are included, as shown in figure 
4.11, the current peaks corresponding to minibands B2 to B4 seen in figure 4.10 
disappears due to the comparatively large leakage current that flows through the 
parallel resistor. A notch is observed for energies corresponding to the minigap 
between B4 and B5. Here, the tunneling current begins to be comparable to the 
leakage current.  In comparison, the measured current characteristics do not 
show any notch.  This result implies two things. First, the parallel resistance in 
the actual device is smaller than that used in the simulation  such that the 
leakage current through the resistor is larger and will smooth out the notch. 
Secondly, the tunneling current overall is smaller than simulated as shown in 
figure 4.8.  Recalling that it was assumed that all the applied voltage appears 
across the barrier in the simulation, this last observation offers further evidence 
that only part of the applied emitter-base voltage is appearing across the emitter 
barrier. 
Figure 4.12 shows the result of the simulation for thermionic emission 
over the collector barrier.  Junction area of the collector-base junction is 
assumed to be the same as the etched base mesa of 3.08x10-8 m2.  The series 
resistance value used for the simulation is 35a The calculated collector shows 
good agreement with the measured device characteristics measured at 1E = OA. 
It was observed during the simulation that the effect of the series resistance is 
noticeable only for voltages greater than about 1.5V.  For resistances smaller 
than that used, the collector current increases at a faster rate with applied 
voltage than the measured device. This effect is reversed when resistance values 
greater than 35 Ohms are used. 
The simulated common base characteristics are shown in figure 4.13. For 
comparison, data points corresponding to measured device characteristics of 
figure 3.16 are shown. Comparing to the measured characteristics presented in 97 
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figure 3.16, there is good agreement between the actual and simulation results. 
The main difference between the simulated and measured I-V curve is the more 
gradual increase in collector current as VcE reaches the threshold voltage of 0.5 
V at IE = 0 A. This difference is attributed to the expression used to describe 
the incremental collector efficiency, X in equation 2.32, which relates the change 
in collected current to a change in the collector barrier height. 
Another difference in the I-V curves is the different threshold voltage at 
which the thermionic component of the collector current becomes dominant. 
This value is fixed at 0.5 V in the simulation, as compared to an increasing shift 
of about 0.1 V for increasing emitter currents.  This  shift in the actual device 
characteristics would indicate that the effective barrier height of the collector 
barrier is somehow being increased with increasing injected emitter currents, 
such that a larger collector-base voltage is needed before most of the emitter 
current is collected. One possible explanation for this behavior is an increasing 
electron distribution width with increasing emitter current, as evidenced from 
figure 3.17. 
For Val > VT, the rate of increase of the theoretical Ic is higher than the 
measured Ic for increasing IE. This result implies that more electrons are losing 
energy in the base for higher injection energies, causing a decrease in the number 
of collected electrons. There are a few possible reasons for this, one of which is 
the increase of scattering rates for increasing injection energies.  The other 
reason is a dynamic series resistance present in the collector-base circuit which is 
not accounted for in the collector-base simulation.  If this dynamic resistance 
component increases with injection energy, its effect will cause the simulated lc 
to increase at a slower rate. 100 
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4.5 DC Equivalent Circuit Model 
Based on the equations developed so far for the SLHET, a DC equivalent 
circuit can now be described.  This circuit is presented schematically in figure 
4.14. From the description of the emitter-base junction,  five circuit elements 
can be implied.  The tunneling barrier is represented by two tunnel diodes DEl 
and DE2 .  Din accounts for the forward tunneling current from emitter into the 
base while DE2 accounts for the reverse current.  It is assumed that the reverse 
breakdown voltage of these diodes are infinitely high so that they essentially 
conduct only in the forward direction. These diodes are not the same as normal 
pn junction diodes as their current characteristics are dependent on parameters 
such as barrier height, applied voltage and transmission coefficients.  The 
transmission coefficient of the superlattice in the base can be implicitly included 
in the current equations for these diodes. 
The parallel resistance path between the emitter and base is represented 
by the resistor RpE  .  The series resistance RSE accounts for the emitter ohmic 
contact resistance and bulk resistance in the emitter epitaxial layers. The series 
resistance in the base, RSB, accounts for the ohmic contact resistance associated 
with the base ohmic contact and Rim accounts for the base spreading resistance. 
From the analysis of the collector junction, four components can be 
specified.  The forward and reverse thermionic currents are represented by the 
diodes Dm and Dc2  .  The series resistance, Rsc describes the same effects in the 
collector as RSE. The analysis of the common base mode of operation gives rise 
to the current sources  Icy and 1C2 which represent current components due to 
ballistic electrons surmounting the collector barrier and  incremental collector 
current due to a lowering of the collector barrier height respectively. 102 
Figure 4.14 DC equivalent circuit model of a SLHET 103 
4.5.1 Analysis of Common Emitter Mode 
Operation of the SLHET in common emitter mode can now be analyzed 
using the DC equivalent circuit model described above. When operated in this 
mode with no base current, the equivalent circuit of figure 4.14 can be simplified 
to that shown in figure  4.15, case (a).  The collector-emitter voltage is shared 
between the collector and emitter circuits. The collector current is equal to the 
sum of the tunneling current and the leakage current.  The presence of the 
leakage resistance path in the circuit effectively shorts the node between RBB and 
Dc1  to ground.  Hence, the current-voltage characteristics  is  essentially 
determined by the collector-base thermionic current with a series resistance 
equal to the sum of RPE and Rsc 
With a negative base current, the equivalent circuit model is as shown in 
figure  4.15, case (b).  The negative base current results in raising the quasi-
Fermi level in the base relative to the quasi-Fermi level in the emitter and 
collector, as the energy band diagram shows. Hence at VcE = 0 V, a reverse 
tunneling current flows through the emitter barrier, together with a negative 
current through RPE. As VcE increases, the collector-base bias increases more 
rapidly than in figure  4.15 case (a), due to the negative potential developed at 
the node between REE and  Dm.  The collector current therefore rises more 
rapidly for a given collector-emitter current which results in the current-voltage 
characteristic shifting to the left as indicated. 
For positive applied base currents, the equivalent circuit model is as 
shown in figure 4.16.  For a small positive base current, the potential difference 
developed across RPE is small. As a result, the circuit is essentially the same as 
shown in figure 4.15 case (a) and the collector current-voltage characteristic is 
not changed as shown in '4.16 case (c), when compared to the characteristics 104 
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with no base current.  For larger base currents, the potential difference 
developed across RPE becomes large enough such that with increasing VCE, the 
collector current can only flow if VCs is greater than threshold voltage of diode 
in the collector circuit.  As indicated in the figure, the current source 1C2 also 
contributes to the collector current due to ballistic transport of electrons through 
the base and this would only occur when the collector barrier reaches a flat-band 
condition (at V03 = OV). With increasing VcE, the current-voltage characteristics 
will therefore shift to the right, as shown in figure 4.16 case (d), indicating that 
for a given collector-emitter voltage a smaller collector current flows than when 
there is no base current.  With the presence of RPE however, the injected 
electrons would be subjected to a more localized positive potential in the base 
and would tend to be attracted to the base contacts more than to the collector 
contacts. 
The preceding discussion on the common emitter characteristics suggest 
that the presence of RPE in the device has the effect of a virtual ground between 
the collector and emitter barriers and prevents proper operation of the SLHET in 
common emitter mode. Work on other hot electron devices such as the planar 
doped barrier transistor also reported poor emitter grounded characteristics 
(Hayes, 1984).  This poor performance was attributed to the scattering of hot 
electrons by coupled plasmon-optical phonon modes in the base. This scattering 
could also be a probable mechanism in the SLHET device. 
The common emitter characteristics can be predicted if the leakage 
resistance path was minimized (RPE -+ co).  The collector current would be 
determined by the distribution of the applied collector-emitter voltage between 
the collector and emitter barrier as well as any series resistances in the circuit. 
With no base current, the collector current only increases when the threshold 107 
voltages for both diodes (DE, and Da) have been reached.  Thereafter, the 
collector current is expected to increase exponentially. 
For positive base currents, the collector current should increase from zero 
in a linear manner until the threshold voltage of Da has been reached.  The 
current at this point is entirely due to electrons surmounting the collector barrier 
and the linear increase in current is related to the lowering of the collector 
barrier.  This barrier lowering is not to be confused with the barrier lowering 
described in section 4.2. When the base is positive with respect to ground, the 
Fermi energy level in the base is lowered relative to the Fermi level on the 
collector and emitter contacts.  This results in a distortion of the collector 
barrier which actually results in an increase of the effective collector barrier 
height, Cc defined at the collector-base junction.  Increasing the collector-
emitter voltage will cause the Fermi level in the collector to move downwards 
and lowers the collector barrier height. As this barrier is lowered, the window 
available for collection of electrons increases and collector current increases 
until aIE is reached. 
Beyond that,  it  is possible that the voltage distribution between the 
emitter and collector barriers increases with increasing VcE  .  This will increase 
the tunneling current and since the current injected into the base is constant, the 
collector current will increase.  Since tunneling current increases exponentially, 
the collector current will be expected to show a similar characteristic.  Overall, 
the I-V characteristics of the SLHET operating in common emitter mode is 
similar to the characteristics observed for the common base mode except of a 
rightward shift of the I-V curves. 108 
5. Discussion 
From the results presented,  it becomes apparent that the  parallel 
resistance, RPE is detrimental to device performance in two important ways. The 
first is seen in the emitter current-voltage characteristics.  The component of 
emitter current due to leakage current around the emitter barrier is larger than 
the tunneling current at low emitter-base voltages.  This large component 
overwhelms any negative differential resistance effects, as reported by England 
and co-workers, imposed on the emitter current by the transmission coefficients 
associated with the minibands and minigaps in the base.  The second effect is 
that there was no observable current gain from the measured common-emitter I­
V characteristics. The reason for this is that the presence of RpE in the device 
forms a virtual ground between the collector and emitter barriers and when 
operated in the common emitter mode, the base region is always at ground 
potential.  Hence, it is crucial that this leakage path is reduced as much as 
possible for this class of devices. 
From the measured common base I-V characteristics, the position of the 
electron energy distribution peaks shown in figure 3.17 are in agreement with the 
results obtained by England and co-workers [England, 1989] for injection 
energies into the B4 miniband of the superlattice.  For comparison, this result 
was shown earlier in figure 2.7.  There is a notational difference in the 
numbering of the minibands, B3 in figure 2.7 refers to the same miniband as B4 
in this work. As implied by England, the relatively fixed positions of the energy 
peaks indicate that it is related to the miniband structure and not to the injection 
energy of the electrons.  These peaks are also evidence that hot electron 
transport in the base is through high order minibands of the superlattice. As a 109 
comparison, the results from Heiblum on the THETA structure show electron 
energy distribution peaks which do shift with increasing injection energy. 
The fixed position of the peaks can be explained by considering the 
electron velocity in a superlattice as shown in figure 5.1. From the figure, it is 
seen that the velocity of electrons within a miniband are peaked at some energy 
within the band.  Since the derivative of the collector current with respect to the 
collector-base voltage yields the electron momentum distribution, the peaks in 
the momentum distribution would correspond to peaks in electron velocity as 
well.  From figure 3.17, the peaks are centered at around 0.1V.  This value 
corresponds very well with the velocity peak for B2 in figure 5.1.  Hence, the 
fixed positions of the energy peaks seen in figure 3.17 is indicative that the 
velocities of electrons arriving at the collector base junction, for the different 
emitter currents, are all strongly peaked at about the same energy. This implies 
that transport of electrons is through a miniband. 
The width of these energy distributions are also observed to increase, 
both in figure 2.7 and figure 3.17.  It is interesting to note here that the 
distribution widths reported by Heiblum was constant at about 60meV and 
appeared to be independent of emitter current. The results from this study and 
from England et  al.  do imply that the increasing width of the electron 
distribution energy is related to miniband transport, and could be indicative of an 
increased scattering rate with increased emitter current. 
The very high base transfer ratio obtained in the studied device is 
attributed to the low effective barrier height of the collector barrier at zero bias 
(120 meV). This would imply that the collector structure used in the device has 
a high efficiency in the collection of ballistic electrons due to a larger energy 
window available.  A similar relationship between barrier heights and base 110 
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transfer ratio was reported by Heiblum [1985], who observed a maximum a of 
0.7 in a THETA device. 
The conduction band discontinuity between GaAs and Al GaAs can .be 
calculated from the sum of the collector barrier height at VL.E=OV and the 
calculated Fermi energy level in the base.  This continuity is determined to be 
equal to about 200 meV based on the data obtained in this study.  This 
calculated value is close to the accepted value of about 0.65 AEG (A1240 meV). A 
possible explanation for the difference is a background dopant concentration (of 
the order of 5x1016 cm-3) during epitaxial growth of the intrinsic AlGaAs layer 
in the collector barrier. These dopant atoms would cause the Fermi level to shift 
towards the conduction band edge.  Another possibility would be errors in the 
calibration of material growth parameters.  Specifically, the mole fraction of the 
AlGaAs could have been overestimated, resulting in an actual mole fraction that 
is lower than 0.3. 
Since there is a leakage current path from the emitter into the base, the 
measured value of a may not accurately describe ballistic transport in the base. 
As defined, a is calculated as the ratio of the measured collector to measured 
emitter current. That is, 
IC 
a =  (5.1)
IE  ve.. 
From the simulations carried out on the emitter-base characteristics, the 
emitter current is comprised of two currents components 
IE  = ILE + ITE  (5.2)
amoral 
where ILE is the leakage current through the resistor RPE and ITE is the tunneling 
current through the emitter barrier. A true value of a which accurately reflects 112 
the transport of ballistic electrons must be a ratio of the collected current at zero 
collector bias, to the tunneling current only 
lc 
=  (5.3) CC True  IIE  va,.. 
Combining equations 5.1 to 5.3, the ratio of the measured transfer ratio 
to the true transfer ratio is given by 
a  =  ITE  (5.4) 
a True  ITE +ILE 
Equation 5.4 reaches unity when the leakage current term approaches 0. 
Hence, in the case of a device without a leakage resistance, the measured a is a 
true measure of ballistic transport through the base. For the range of emitter 
currents shown in figure 3.16, the tunneling current is estimated to be about 0.9 
of the measured emitter current using figure 4.9.  This results in a corrected 
value of a = 0.31. Compared with the THETA structure which has doped GaAs 
in the base region, this corrected value of a is higher, and perhaps indicative of 
significant transport enhancement as a result of having a superlattice in the base. 
A summary of the measured results  are shown in Table 3.  For 
comparison, results from published data by Heiblum in 1985 for a THETA 
structure is also included. 113 
Parameter  Measured (77K)  Published (4.2K) 
Base transfer ratio, a  0.28  0.15 
@ "Or° 
Maximum base transfer ratio  0.99  0.7 
@ Vo3=0.65V  @ VCB="V 
Effective barrier height, Vc  120 meV  210 meV 
@ VCB =O 
Base spreading resistance, RBB  ^4000 rl  ,-500 S2 
(estimated) 
Electron energy distribution widths  Varies with IE  Constant, 60meV 
(2mA to 8 mA) 
Calculated hot electron m.f.p.  1048A  579A 
Table 3. Summary of measured parameters of SLHET. Published data of
THETA device shown for comparison (Heiblum, 1985).114 
6. Conclusion and Suggested Future Work 
A working SLHET device fabricated using in-house facilities has been 
presented in this work.  Results from the current-voltage measurements 
demonstrate evidence of hot electron transport through high order minibands of 
a finite superlattice.  The transport through these high order minibands are 
quasi-ballistic, with injected electrons apparently losing energy at a constant rate 
in the base. There is good agreement between the experimental results measured 
here with published results on similar devices.  The model developed in this 
work gives a good prediction of the current-voltage characteristics and also 
explains the poor common emitter performance of the device.  Based on the 
results,  the following factors are found to be important in determining the 
performance of working devices: 
The presence of a parallel resistance across the emitter 
barrier 
Base contact and spreading resistance 
Shorts between the base and collector layers 
These results indicate that changes must be made in various aspects of the 
processing procedures and mask set in order to achieve improved device 
performance. These changes are needed in order to reduce the factors described 
above which limit actual device performance. 
Two methods to reduce RPR are possible. The first is to increase the mole 
fraction of the Al GaAs layer in the emitter from 0.3 to 0.5 for example.  This 
would improve the selectivity of the citric acid etch used for defining the emitter 
profile, causing the etch to stop at the intrinsic AlGaAs layer of the emitter 
barrier.  To lay base ohmic contacts on top of this  intrinsic  layer,  ion 115 
implantation would be required.  Another possible method is to include a new 
level in the mask set. This new mask level introduces an isolation mesa between 
the base and emitter contacts after etching of the base profile has been 
completed in mask level 2. A cross-sectional view of this proposed mesa is 
shown in figure 7.1. The etch depth of this mesa is critical and should penetrate 
only as far as the first AIGaAs barrier of the superlattice.  This requirement 
implies the need for a very well controlled etching process and it is suggested 
that the sometimes unpredictable wet etch process should be abandoned in favor 
of a reactive ion etching (ME) process. 
To reduce base spreading resistance, a new mask set would also be 
required. The method proposed to reduce this resistance is similar to the that 
used for bipolar transistors and requires the use of interdigitated emitter and 
base contacts with the aim of decreasing current crowding effects due to the 
base spreading resistance.  With the new mask set, it would also be highly 
desirable to design a device with continuous contacts as opposed to the split 
contacts as was the case in this work. With these two requirements in mind, a 
new layout for the SLHET is suggested and is depicted in figure 7.2. 
To reduce the likelihood of shorting the base and collector layers, the 
ohmic technology used for the ohmic contacts need to be changed. Two changes 
are suggested. The first is the use of a rapid thermal anneal process and the 
second is the possibility of ion implantation of the ohmic contact areas before 
deposition of the ohmic metals so as to create a localized, very highly doped 
region which should reduce contact resistance. The RTA process will reduce the 
likelihood of shorting out the base and collector layers due to over penetration 
of metal atoms into the semiconductor material. Inclusion of an ion implantation 
step in the processing requires that the processing sequence must be modified. 
Ion implantation requires. the use of a mask defined by photolithographic 116 
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techniques which would probably be  silicon dioxide deposited onto the 
semiconductor surface.  Since silicon dioxide is deposited after mask level 4,  it 
would be possible to deposit this oxide layer after mask level 2 prior to 
depositing the ohmic metals. Windows are opened where ohmic contacts are to 
be made and following ion implantation, the processing proceeds as already 
described in chapter 3.  The end result will still be very much the same as 
achieved by this study with the exception of a lowered contact resistance and 
less likelihood of base-collector shorting. 
Other possibilities for further investigation include experimenting with 
different collector barrier shapes and different thicknesses of graded regions. 
The possibility of using a pseudomorphic InGaAas /A1GaAs superlattice in the 
base should also be investigated.  The aim here would be to improve the 
collector efficiency and possibly achieve devices with high enough gain at room 
temperature for potentially useful applications for this class of devices. 119 
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Program Listings of BASIC programs written
for Simulations in Chapter 4122 
PROGRAM #1  :  Calculation of tunneling coefficient as a function of emitter-base 
voltage. 
OPEN "C: \QPRO\TDATA.PRN" FOR OUTPUT AS #1 
INPUT "What is the applied voltage range (Volts)"; VMIN, VMAX 
AREA = 9E-10 
PRINT #1, AREA; CHRS(27) 
FOR VA = VMIN TO VMAX STEP .01 
IF VA > .33 THEN GOTO REGION2 ELSE GOTO REGION1 
REM Calculate Tunneling Coeffiecient of a Rectangular Barrier for low bias 
REGION1: 
K = (2.422E+29 / VA) * (1.2155E-29 - (5.2866E-20 - (1.602E-19 * VA))^ (3 / 2)) 
TC = EXP(-K) 
GOSUB WRITEDATA 
GOTO ENDLOOP 
REM Calculate Tunneling Coeffieicent of a Rectangular Barrier for high bias 
REM Triangular Barrier approximation holds 
REGION2: 
TC = EXP(-.92776 / (VA A 2))
GOSUB WRITEDATA
GOTO ENDLOOP
ENDLOOP: 
NEXT VA 
PRINT "Calculation completed. Data written to TDATA.PRN" 
CLOSE #1 
END 
REM ****************** SUBROUTINE WRITE_DATA ******************* 
WRITEDATA: 
PRINT #1, TC; ","; VA; CHR$(27) 
RETURN 
REM ****************** END OF SUBROUTINE *********************** 123 
PROGRAM #2:  Calculation of emitter current as a function of emitter-base voltage 
without resistance effects. 
OPEN "C: \QPRO\TDATA.PRN" FOR OUTPUT AS #1 
INPUT "What is the applied voltage range (Volts)"; VMIN, VMAX 
AREA = 9E-10 
PRINT #1, AREA; CHRS(27) 
FOR VA = VMIN TO VMAX STEP .01 
IF VA > .33 THEN GOTO REGION2 ELSE GOTO REGION1 
REM Calculate Tunneling Coeffiecient of a Rectangular Barrier for low bias 
REGION1: 
K = (2.422E+29 / VA) * (1.2155E-29 - (5.2866E-20 - (1.602E-19 * VA)) A (3 / 2)) 
TC = EXP(-K) 
IE = AREA * 2036500! * TC 
GOSUB WRITEDATA 
GOTO ENDLOOP 
REM Calculate Tunneling Coeffieicent of a Rectangular Barrier for high bias 
REM Triangular Barrier approximation holds 
REGION2: 
TC = EXP(-.92776 / (VA A 2))
IE = AREA * 2036500! * TC
GOSUB WRITEDATA
GOTO ENDLOOP
ENDLOOP: 
NEXT VA 
PRINT "Calculation completed. Data written to TDATA.PRN" 
CLOSE #1 
END 
REM ****************** SUBROUTINE WRITE_DATA ******************* 
WRITEDATA: 
PRINT #1, IE; ","; VA; CHRS(27) 
RETURN 
REM ****************** END OF SUBROUTINE *********************** 124 
PROGRAM #3:  Calculation of emitter current as a function of emitter-base voltage 
with resistance effects included. 
OPEN "C:\QPRO\TDATA.PRN" FOR OUTPUT AS #1 
INPUT "What is the applied voltage range (Volts)"; VMIN, VMAX 
AREA = 9E-10 
INPUT "What is the PARALLEL resistance value"; RPE 
INPUT "What is the SERIES resistance value"; RSE 
PRINT #1, AREA; CHRS(27); RPE; CHRS(27); RSE; CHRS(27) 
FOR VA = VMIN TO VMAX STEP .01 
IF VA > .33 THEN GOTO REGION2 ELSE GOTO REGION1 
REM Calculate Tunneling Coeffiecient of a Rectangular Barrier for low bias 
REGIONI: 
VD = .001 
LOOPER: 
K = (2.422E+29 / VD) * (1.2155E-29 - (5.2866E-20 - (1.602E-19 * VD)) A (3 / 2)) 
TC = EXP(-K) 
ITE = AREA * 2036500! * TC 
VBB = ITE * 1000 
ILE = (VD + VBB) / RPE 
IE = ITE + ILE 
VRS = IE * RSE 
IF (VBB + VD + VRS) < VA THEN 
VD = VD + .001
GOTO LOOPER
ELSE
GOSUB WRITEDATA
GOTO ENDLOOP
END IF 
REM Calculate Tunneling Coeffieicent of a Rectangular Barrier for high bias
REM Triangular Barrier approximation holds
REGION2:
LOOPY:
TC = EXP(-.92776 / (VD A 2))
ITE = AREA * 2036500! * TC
VBB = ITE * 1000
ILE = (VD + VBB) / RPE
IE = ITE + ILE
VRS = IE * RSE
IF (VBB + VD + VRS) < VA THEN
VD = VD + .001 
GOTO LOOPY
ELSE
GOSUB WRITEDATA
GOTO ENDLOOP
END IF
ENDLOOP: 
NEXT VA 
PRINT "Calculation completed. Data written to TDATA.PRN" 125 
CLOSE #1 
END 
REM******************SUBROUTINEWRITE_DATA ******************* 
WRITEDATA:
PRINT #1, IE; ","; VA; CHRS(27)
RETURN
REM****************** END OF SUBROUTINE *********************** 126 
PROGRAM #4:  Calculation of emitter current as a function of emitter-base voltage 
without resistance effects but including effect of superlattice minibands. 
OPEN "C: \QPRO\TDATA.PRN" FOR OUTPUT AS #1 
INPUT "What is the applied voltage range (Volts)"; VMIN, VMAX 
AREA = 9E-10 
PRINT #1, AREA; CHRS(27) 
FOR VA = VMIN TO VMAX STEP .01 
IF VA > .33 THEN GOTO REGION2 ELSE GOTO REGION1 
REM Calculate Tunneling Coeffiecient of a Rectangular Barrier for low bias 
REGION!: 
K = (2.422E+29 / VA) * (1.2155E-29 - (5.2866E-20 - (1.602E-19 * VA)) A (3 / 2)) 
TC = EXP(-K) 
IE = AREA * 2036500! * TC 
IF (VA <= .0848) OR (VA >= .1106 AND VA <= .1856) OR (VA >= .2437 AND 
VA <= .323) THEN 
IE = 0 
END IF 
GOSUB WRITEDATA 
GOTO ENDLOOP 
REM Calculate Tunneling Coeffieicent of a Rectangular Barrier for high bias 
REM Triangular Barrier approximation holds 
REGION2: 
TC = EXP(-.92776 / (VA A 2)) 
IE = AREA * 2036500! * TC 
IF (VA >= .431 AND VA <= .55) THEN 
IE = 0
END IF
GOSUB WRITEDATA 
GOTO ENDLOOP 
ENDLOOP: 
NEXT VA 
PRINT "Calculation completed. Data written to TDATA.PRN" 
CLOSE #1 
END 
REM*****************SUBROUTINEWRITE_DATA************ 
WRITEDATA: 
PRINT #1, IE; ","; VA; CHR$(27) 
RETURN 
REM*****************ENDOFSUBROUTINE ***************** 127 
PROGRAM #5:  Calculation of emitter current as a function of emitter-base voltage 
with resistance and superlattice miniband effects included. 
OPEN "C: \QPRO\TDATA.PRN" FOR OUTPUT AS #1 
INPUT "What is the applied voltage range (Volts)"; VMIN, VMAX 
AREA = 9E-10 
INPUT "What is the PARALLEL resistance value"; RPE 
INPUT "What is the SERIES resistance value"; RSE 
PRINT #1, AREA; CHRS(27); RP; CHRS(27); RS; CHR$(27) 
FOR VA = VMIN TO VMAX STEP .01 
IF VA > .33 THEN GOTO REGION2 ELSE GOTO REGION! 
REM Calculate Tunneling Coeffiecient of a Rectangular Barrier for low bias 
REGION1: 
VD = .001 
LOOPER: 
K=(2.422E+29 / VD) * (1.2155E-29 - (5.2866E-20 - (1.602E-19 * VD)) ^(3/2)) 
TC = EXP(-K) 
ITE = AREA * 2036500! * TC 
VBB = ITE * 1000 
ILE = (VD + VBB) / RPE 
IE = ITE + ILE 
VRS = IE * RSE 
IF (VRS + VD + VBB) < VA THEN 
VD = VD + .001 
GOTO LOOPER 
ELSE 
IF (VA <= .0848) OR (VA >= .1106 AND VA <= .1856) OR (VA >= .2437 AND VA=. 
323) THEN 
IE = ILE 
END IF 
GOSUB WRITEDATA 
GOTO ENDLOOP 
END IF 
REM Calculate Tunneling Coeffieicent of a Rectangular Barrier for high bias 
REM Triangular Barrier approximation holds 
REGION2: 
LOOPY: 
TC = EXP(-.92776 / (VD A 2)) 
ITE = AREA * 2036500! * TC 
VBB = ITE * 1000 
ILE = (VD + VBB) / RPE 
IE = ITE + ILE 
VRS = IE * RSE 
IF (VRS + VD + VBB) < VA THEN 
VD = VD + .001
GOTO LOOPY
ELSE 
IF (VA >= .431 AND VA <= .55) THEN 
IE = ILE 
END IF 128 
GOSUB WRITEDATA 
GOTO ENDLOOP 
END IF 
ENDLOOP: 
NEXT VA 
PRINT "Calculation completed. Data written to TDATA.PRN"
CLOSE #1
END
REM **************** SUBROUTINEWRITE_DATA*******************
WRITEDATA:
PRINT #1, IE; ","; VA; CHR$(27) 
RETURN 
REM **************** END OF SUBROUTINE *********************** 129 
PROGRAM #6:  Calculation of thermionic current over collector barrier as a 
function of collector-base voltage. 
OPEN "C:\QPRO\THERMI.PRN" FOR OUTPUT AS #1 
INPUT "What is the applied voltage range (Volts)"; VMIN, VMAX 
INPUT "What is the series resistance "; RS 
PRINT #1, RS; CHR$(27) 
FOR VA = VMIN TO VMAX STEP .01 
VD = 0 
LOOPER: 
ID = 21.0648 * EXP(-150.69 * (.12 - (.0022 * VD) A . 5 )) 
VR = ID * RS 
IF (VR + VD) < VA THEN 
VD = VD + .001 
GOTO LOOPER 
ELSE 
GOSUB WRITEDATA 
END IF 
NEXT VA 
PRINT "Calculation completed. Data written to THERMI.PRN"
CLOSE #1
END
REM ***************** End of Program ******************
REM *************SubroutineWRITEDATA**************** 
WRITEDATA: 
PRINT #1, ID; ","; VA; CHR$(27) 
RETURN 
REM ************** End Subroutine ********************* 130 
PROGRAM #7:  Calculation of collector current as a function of collector-base 
voltage for a given emitter current. 
OPEN "C:\QPRO\CBC.PRN" FOR OUTPUT AS #1 
INPUT "What is the applied Collector voltage range (Volts)"; VMIN, VMAX 
INPUT "What is the Collector series resistance "; RS 
INPUT "What is the Emitter current"; IE 
PRINT #1, RS; CHRS(27) 
FOR VA = VMIN TO VMAX STEP .01 
IF VA <  .5 THEN GOTO REGIONA ELSE GOTO REGIONB 
REGIONA: 
REM Contributors to collector current is ballistic electrons and 
REM emitter-base leakage current 
ALPHA = .285
PHI = .12 - (.0022 * VA) A .5
A = 1 / .12
B = 1 / (.12 - (.0022 * .5) A .5)
K = ((I / PHI) - A) / (B - A)
ICI = (ALPHA * IE) + (K * (1 - ALPHA) * IE)
GOSUB THERMIONIC
IC = ICI + IC2
GOSUB WRITEDATA
GOTO ENDLOOP
REGIONB:
REM Collector current is the sum of IE and thermionic current
GOSUB THERMIONIC
IC = IE + IC2
GOSUB WRITEDATA
GOTO ENDLOOP
ENDLOOP: 
NEXT VA 
PRINT "Calculation completed. Data written to CBC.PRN" 
CLOSE #1 
END 
REM ****************** Subroutine **********************
THERMIONIC:
VD = 0
LOOPER: 
IC2 = 21.0648 * EXP(-150.69 * (.12 - (.0022 * VD) A .5)) 
VR = IC2 * RS 
IF (VR + VD) < VA THEN
VD = VD + .001
GOTO LOOPER
ELSE
RETURN
END IF131 
REM ****************************************************** 
REM ************** Subroutine WRITEDATA ************** 
WRITEDATA: 
PRINT #1, IC; ","; VA; CHRS(27) 
RETURN 
REM ****************************************************** 